

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2008


EEE/ISE PART I: MEng, BEng and ACGI

ANALYSIS OF CIRCUITS

Wednesday, 28 May 10:00 am

Time allowed: 2:00 hours

Corrected Copy



There are **FOUR** questions on this paper.

Q1 is compulsory.

Answer Q1 and any two of questions 2-4.

Q1 carries 40% of the marks. Questions 2 to 4 carry equal marks (30% each).


Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s) : D.G. Haigh, D.G. Haigh


Second Marker(s) : P.D. Mitcheson, P.D. Mitcheson

- 1 a) Use source transformations to determine the voltage v in the circuit in Figure 1 (a).




[4]

- b) Use the principle of superposition to find current i in the circuit in Figure 1(b).




[4]

- c) Derive both the Thevenin and the Norton equivalent circuits for the sub-circuit in Figure 1(c); an approach based on determining short-circuit current and the Thevenin resistance is recommended.




[4]

- d) Use nodal analysis to determine the nodal voltages v_1 and v_2 in the circuit of Figure 1(d).




[4]

- e) In the circuit of Figure 1(e), the switch remains in position 1 for a long time before moving to position 2 at time $t = 0$ s. Find (i) capacitor voltage $v_c(t)$ at $t = 0$ s before the switch moves, (ii) final value of $v_c(t)$ for $t \rightarrow \infty$, (iii) the time constant for $t \geq 0$ s and (iv) an equation for $v_c(t)$ as a function of time.




[4]

- f) Write the voltage $v_s(t) = 4\cos 2t$ in phasor form. Write the impedance of a $1/3$ H inductor and a $1/2$ F capacitor at a frequency of 2 rad/sec. Hence, use the phasor method to determine the voltage $v(t)$ in Figure 1(f).




[4]

- g) In the bandpass filter circuit of Figure 1(g), the inductor symbol represents a lossy inductor that has a Q-factor of 100 at the filter resonant frequency. Determine (i) the resonant frequency of the filter circuit in rad/sec, (ii) the equivalent resistance in series with the inductor that represents its loss and (iii) the gain of the filter circuit $V_o(j\omega)/V_i(j\omega)$ at its resonant frequency.




[4]

- h) Figure 1(h) shows a circuit containing a dependent source that is a current-controlled voltage source, for which the controlling variable is i_x . Write an expression for current i_x as a function of the voltages v_i and v_s and hence determine an expression for v_s in terms of v_i .




[4]

- i) The circuit in Figure 1(i) contains two operational amplifiers that we treat here as ideal. Determine the voltages v_1 and v_2 and the output voltage v_{out} .



[4]

- j) A linear 2-port circuit with its 2-port admittance description is given in Figure 1(j). The circuit is loaded at port 2 by a resistor R_L (not shown). Determine the voltage gain V_2/V_1 for the loaded circuit in terms of the y-parameters (y_{11} , y_{12} , y_{21} and y_{22}) and the load resistance (R_L).



[4]

- 2 a) Write two expressions, one relating voltage $v_L(t)$ and current $i_L(t)$ for an inductor and the other relating voltage $v_C(t)$ and current $i_C(t)$ for a capacitor.
- Hence or otherwise, obtain circuit models for the inductor and for the capacitor that are appropriate for DC steady-state analysis of a circuit containing these elements.
- Use the DC steady state models for the inductor and for the capacitor in order to carry out DC steady-state analysis on the circuit in Figure 2.1 in order to find the values of voltage v and current i .

[8]




Figure 2.1 Circuit for Question 2(a)

- b) Consider the circuit in Figure 2.2. The switch spends a long time in position 1, allowing all voltages to settle. At time $t = 0$ s, the switch moves to position 2. Determine the following for $t \geq 0$:
- The time constant that governs the capacitor voltage $v(t)$
 - The initial value of $v(t)$ for $t = 0$
 - The final value of $v(t)$ for $t \rightarrow \infty$
 - An expression for $v(t)$ as a function of t
 - The value of $v(t)$ at $t = 2$ ms
- After 2 milli-seconds, the switch returns to position 1.
- Determine the time constant that governs the capacitor voltage $v(t)$ for $t \geq 2$ ms.

[16]




Figure 2.2 Circuit for Question 2(b)

- c) Two digital logic gates are inter-connected as shown in Figure 2.3(a). The voltage at node 'x' is modelled very approximately by RC circuits for the voltage pull-up and for the voltage pull-down as in Figures 2.3(b) and (c), respectively. Given that the voltage at node 'x' moves between the allowed logic levels in a time equal to 1.75 time constants, determine the minimum clock period and maximum clock rate for this part of the system.

[6]




Figure 2.3 Circuit for Question 2(c)

3

- a) Give a general definition for *impedance* of an element.

State expressions for the impedance of an inductor of value L at a frequency ω and for the impedance of a capacitor of value C at a frequency ω .

Give a general definition for *reactance*.

Give expressions for the reactance of an inductor and of a capacitor. Sketch them versus frequency using linear scales for reactance and for frequency and then using logarithmic scales for reactance and for frequency.

For a sub-circuit consisting of a *series* combination of inductor L and capacitor C , write expressions for the impedance and for the reactance of the subcircuit.

Sketch the magnitude of the reactance versus frequency for the series LC sub-circuit using logarithmic scales for reactance and for frequency.

[12]

- b) For the RC circuit in Figure 3.1, determine the frequency response function $H(j\omega) = V_o(j\omega)/V_i(j\omega)$.

Given that, in Figure 3.1, $R = 1 \text{ k}\Omega$ and $C = 1 \text{ nF}$, determine the frequency where the phase response is zero and determine the amplitude response at that frequency.

For the same circuit, sketch the amplitude and phase responses versus frequency.




Figure 3.1 Circuit for Question 3(b)

[8]

- c) Figure 3.2 shows a generic structure that can generate many types of 2nd order filter by assigning each of the three impedances Z_1 , Z_2 and Z_3 to be either an inductor L , a capacitor C or a resistor R .

Assign element types L , C and R to the three impedances in Figure 3.2 in order to realise 2nd order filters of the following three types:

- i) 2nd order lowpass filter
- ii) 2nd order bandpass filter
- iii) 2nd order highpass filter




Figure 3.2 Circuit for Question 3(c)

[6]

- d) Give one example, for each, of the use in systems for (i) bandpass and (ii) lowpass filters.


[4]

4. a) State two possible advantages of using operational amplifiers (op-amps) as elements for analogue circuit design, rather than designing at transistor-level. [4]
- b) Design and show circuits using one or more op-amps and any other necessary elements with their values in order to realise the following requirements, following the advised constraints below:
- i) $V_{out} = 5 V_{in}$
 - ii) $V_{out} = -5 V_{in}$
 - iii) $V_{out} = -5 V_{in}$ to $5 V_{in}$, adjustable by means of a potentiometer
- V_{out} and V_{in} are input and output voltages, respectively. The constraints on the design are 1) to try to not use unnecessary elements, and 2) to design in order to avoid problems in interfacing with preceding and following circuits by using practical element values and ensuring that each circuit has reasonably high input impedance and reasonably low output impedance. [7]
- c) The *first cut* of a circuit design using op-amps may be done assuming that the op-amps are ideal, in which case the op-amps may be modelled as nullors comprising a nullator and a norator.
- Show the nullor model for the op-amp. For the nullator and norator that comprise the nullor op-amp model, give the defining equations in terms of their voltage and current.
- The first cut design of a circuit is usually then *refined* by taking into account the non-ideal behaviour of practical op-amps. State two non-ideal performance limitations of a practical op-amp that are very significant and therefore should usually be considered at this stage. [7]
- d) Op-amps are attractive and popular for design. However, in some situations, transistor level design is more appropriate. State two situations where this is likely to be the case. [4]
- e) Small-signal models for transistors are used in order to derive by circuit analysis (and by computer circuit analysis programs, such as SPICE) the small-signal response of a circuit containing them.
- Draw the topology, excluding capacitances and output resistance, of small-signal models for the bipolar transistor and for the field-effect transistor.
- Label the elements in these two models and express the element parameters in terms of device constants and bias voltages or currents.
- Given an AC small-signal equivalent circuit for a circuit containing transistors, state a suitable method of by-hand circuit analysis that would allow you to obtain the frequency response function $H(j\omega) = V_{out}(j\omega)/V_{in}(j\omega)$. [8]


SOLUTIONS

①
Circuit Analysis
EE 1.1
2008

Q1
(a)



(b)



$$i_1 = \frac{1}{3} \times 6 = 2A$$

$$i_2 = \frac{3}{3} = 1A$$

$$i_3 = \left(\frac{2}{3}\right) \times 3 = -2A$$


$$i = i_1 + i_2 + i_3 = 1A$$

(c)

$$i_{sc} = 1 + 12/12 + 24/12 = 1 + 1 + 2 = 4A$$

$$R_{Th} = 3\Omega // 12\Omega // 12\Omega = 3\Omega // 6\Omega = 2\Omega$$

$$V_{oc} = i_{sc} \times R_{Th} = 4 \times 2 = 8V$$



(d)

$$2V_1 - V_2 = 2 - 1 = 1$$

$$2V_1 - V_2 = 1 \quad \text{①}$$

$$\left(1 + \frac{1}{3}\right)V_2 - V_1 = 1 + 1 = 2$$

$$-V_1 + \frac{4}{3}V_2 = 2 \quad \text{②}$$

$$\text{①} + 2 \times \text{②} \rightarrow \left(\frac{8}{3} - 1\right)V_2 = 2 \times 2 + 1 \rightarrow V_2 = 3V \quad V_1 = 2V$$

(e)

(i) 0V (ii) 5V (iii) $\tau = C \times R_2 = 10^{-6} \times 10^6 = 1s$

$$\begin{aligned} \text{(iv)} \quad V_C(t) &= V_{Co} + (V_{C\infty} - V_{Co})(1 - e^{-t/\tau}) \\ &= 0 + 5(1 - e^{-t/1}) \\ &= 5 - 5e^{-t} \end{aligned}$$

(f) $\bar{V}_s = 4 \angle 0^\circ$ $z_L = j^2/3$ $z_C = -j$

$$\bar{V} = \frac{z_2}{z_1 + z_2} \bar{V}_s = \frac{1}{1 + z_1 y_2} \bar{V}_s = \frac{4}{1 + 2(-j\frac{3}{2} + j)} = \frac{4}{1-j}$$

$$= \frac{4}{\sqrt{2} \angle -45^\circ} = 2\sqrt{2} \angle 45^\circ$$

$$v(t) = 2\sqrt{2} \cos(2t + \pi/4)$$

(g) $\omega_0 = \frac{1}{\sqrt{LC}} = \frac{1}{\sqrt{(10^{-3} \cdot 10^{-11})}} = 10^7 \text{ rad/sec}$

$$Q = \frac{\omega_0 L}{r_s}; r_s = \frac{\omega_0 L}{Q} = \frac{10^7 \cdot 10^{-3}}{100} = 100 \text{ } \Omega$$

$z_L = -z_C$, so Gain = $1/2$

(h) $i_x = \frac{V_i}{R_i} - \frac{V_s}{R_f}$

$$V_s = r_m i_x = r_m \left(\frac{V_i}{R_i} - \frac{V_s}{R_f} \right)$$

$$V_s \left(1 + \frac{r_m}{R_f} \right) = \frac{r_m}{R_i} V_i \quad \frac{V_s}{V_i} = \frac{1}{R_i \left(\frac{1}{r_m} + \frac{1}{R_f} \right)}$$

(i) $V_1 = (-1) \times 2 = -2 \text{ V}$

$$V_2 = V_1 = -2 \text{ V}$$

$$V_{out} = V_2 + (V_{out} - V_2)$$

$$= V_2 + (V_2 - 2) = 2V_2 - 2 = -6 \text{ V}$$

(j) $I_2 = y_{21} V_1 + y_{22} V_2$

$$I_2 = -V_2 / R_L$$

$$-\frac{V_2}{R_L} = y_{21} V_1 + y_{22} V_2$$

$$-V_2 \left(\frac{1}{R_L} + y_{22} \right) = y_{21} V_1$$

$$\frac{V_2}{V_1} = - \frac{y_{21}}{\frac{1}{R_L} + y_{22}}$$

2

(a) $V_L = L \frac{di_L}{dt}$

$i_C = C \frac{dV_C}{dt}$

Inductor is a short circuit  \rightarrow 

Capacitor is an open circuit  \rightarrow 



6A current divides equally in resistors. So $i = 3A$, $V = 15V$

(b) (i) $\tau = 10^3 \times 10^{-6} = 1 \text{ ms}$

(ii) $V_0 = \frac{1}{2} 10V = 5V$

(iii) $V_{\infty} = -5V$

(iv) $V(t) = V_0 + (V_{\infty} - V_0)(1 - e^{-t/\tau})$
 $= 5 + (-10)(1 - e^{-t/\tau})$
 $= -5 + 10e^{-t/\tau}$

(v) $V(2) = -5 + 10e^{-2}$
 $=$

(vi) $\tau_2 = 10^{-6} \times (10^3 + 2000 // 2000)$
 $= 10^{-6} \times 2000$
 $= 2 \text{ ms}$

(c) Pull-up: $\tau_u = 2500 \times 0.1 \times 10^{-12}$
 $= 250 \text{ ps}$

Minimum charging time = 1.75×250
 $= 437.5 \text{ ps}$

Pull-down $\tau_D = 1000 \times 0.1 \times 10^{-12}$
 $= 100 \text{ ps}$

Minimum charging time = 1.75×100
 $= 175 \text{ ps}$

Minimum clock period governed by pull-up

$\tau_{min} = 2 \tau_u = 875 \text{ ps}$


Maximum clock rate = $\frac{1}{\tau_{min}} = 1.14 \text{ GHz}$

3(a) Impedance, $Z = \bar{V} / \bar{I}$ where \bar{V} and \bar{I} are phasor forms of element voltage v and current i .


$Z_L = j\omega L$ $Z_C = 1/(j\omega C)$

Reactance X is imaginary part of impedance $Z = R + jX$

$X_L = \omega L$ $X_C = -1/(\omega C)$




$Z_{LC} = j\omega L + \frac{1}{j\omega C} = j\left(\omega L - \frac{1}{\omega C}\right)$ $X_{LC} = \omega L - \frac{1}{\omega C}$



(b) $H(j\omega) = \frac{Z_2}{Z_1 + Z_2} = \frac{1}{1 + Z_1 Y_2} = \frac{1}{1 + (R + \frac{1}{j\omega C})(j\omega C + \frac{1}{R})}$
 $= \frac{j\omega CR}{1 + j3\omega CR - (\omega CR)^2}$

$LH(j\omega) = 0$ for $\omega_0 CR = 1$, i.e. $\omega_0 = \frac{1}{CR}$
 $= \frac{1}{10^{-9} 10^3}$
 $= 10^6 \text{ Mrad/sec}$



(c)

	Z_1	Z_2	Z_3
LP	R	L	C
BP	C	L	R
HP	R	C	L


- (d)
- BPF - Channel-select filter in communication system
 - LPF - Anti-alias filter prior to sampling
 - Reconstruction filter
 - Removing out-of-band noise

4 (a)


Low cost
Short design time

5


(b)




ii)



iii)




(c)



Nullator:



Norator



Non-ideal aspects:

Stability

Finite gain-bandwidth product

(d)



(i) For high frequency design

(ii) Designs requiring very low power consumption

(e)

BJT (common emitter model)

FET



$r_{\pi} = (1 + \beta) V_T / I_{CQ}$ $g_m = I_{CQ} / V_T$

$g_m = 2K (V_{GS0} - V_{TH})$

Nodal analysis