Logic synthesis for a fine-grain FPGA

N.Zhuang
P.Y.K.Cheung

Indexing terms: Logic synthesis, FPGAs, Technology mapping, Genetic algorithm, XC6200

Abstract: The paper describes an algorithm which combines logic synthesis and technology mapping specifically for Xilinx's XC6200, a new family of fine-grain, dynamically reconfigurable FPGA. The algorithm employs a BDD representation of the logic function and a genetic algorithm (GA) is used to find a good decomposition variable ordering. The algorithm also exploits the architectural features of the XC6200 to minimise the number of cells required to implement a given function. Results on benchmark circuits show that the new algorithm performs similarly or better than other synthesis tools in a large number of cases.

1 Introduction

The use of FPGAs in many applications has been increasing rapidly in recent years. In addition to the two popular types of commercial FPGAs, namely look-up table based and multiplexer based, Xilinx has recently introduced a new fine-grain, dynamically reconfigurable FPGA family, the XC6200. The function unit of the XC6200 architecture is as shown in Fig. 1 [1]. The combinational logic part of the function unit is a universal logic gate. Unlike normal multiplexers, it can implement all two variable functions and four of the three variable functions because the inputs to the multiplexers can be complemented if necessary. The most obvious advantage of this architecture is that it allows direct implementation of the XOR $x \oplus y$, leading to efficient synthesis. Some works on the problem of synthesising Boolean networks, and expressing each node as a network of multiplexers, have been proposed [2–11]. Among these algorithms, [2, 3] operate on minterms and *mux_synthesis* [4] is based on disjoint cubes. In *MIS-pga* [5], the multiplexer structure was exploited, thus leading to the representation of Boolean functions by binary decision diagrams (BDD). Eight types of BDD pattern corresponding to the basic functionality associated with the Actel architecture were used to cover these BDDs. In *ASYL* [6, 7], the Boolean functions are represented with ROBDDs for area optimisation, and a direct mapping was performed which had shown high benefit when compared with a library-based approach. *Amap* [8] and *MIS-pga(new)* [9] introduced if–then–else direct acyclic graphs (ITE DAG) to replace BDD. The main advantage of ITE DAGs over BDDs is that duplication of cubes can be avoided. *Mux_decomp_opt* [10] employed more general DAGs to represent the Boolean functions, in which different selector function can be used at the same level.



Fig. 1 *XC6200 FPGA function unit*

However, all of above algorithms did not consider the availability of complementary inputs of the multiplexers except [4]. These algorithms were designed for the synthesis of Actel ACT series FPGAs. A logic synthesis package targeted specifically at XC6200 FPGAs is proposed in the paper. In our algorithm, Boolean networks are represented by ROBDDs because it is more memory efficient than minterm and disjoint cube representations. Different from other published algorithms [2–10], a genetic algorithm (GA) is introduced to find a good decomposition variable ordering.

2 BDD size minimisation and XC6200 technology mapping

2.1 BDD size minimisation

It is well known that multiplexer-based structures can be directly related to BDDs [12]. [4, 13] indicate that finding the optimal data-select variable ordering of the multiplexer network is strongly equivalent to finding good variable ordering for BDDs. Since reduced ordered BDD (ROBDD) has been shown to be an efficient representation of Boolean functions for logic synthesis and verification purposes [12], it is employed in our algorithm. The first step of our synthesis algorithm is to minimise the size of the ROBDD, and then the ROBDD is mapped to Boolean networks based on XC6200's function units.

Definition 1: An OBDD is a rooted directed graph $G = (V, E)$. The vertex set V is composed of two kinds of vertex, nonterminal and terminal. Each nonterminal

IEE Proceedings online no. 19981700

Paper first received 1st November 1996 and in revised form 9th September 1997

The authors are with the Department of Electrical & Electronic Engineering, Imperial College of Science Technology & Medicine, Exhibition Road, London SW7 2BT, UK

vertex has as attributes a pointer $index(v) \in \{1, 2, ..., n\}$ to an input variable in the set $\{x_1, x_2, ..., x_n\}$, and two children $low(v)$, $high(v) \in V$. A terminal vertex v has as an attribute a value $value(v) \in \mathbf{B}$ ($\mathbf{B} \in \{0, 1\}$). The edge set E is composed of negative edges and positive edges.

Definition 2: BDD size, $|BDD|$, is given by its number of nonterminal nodes. For a certain variable ordering, BDD size can be reduced with following three rules:

Deletion rule (R1): The node v with label x_i can be deleted, if and only if the two successors $low(v)$ and $high(v)$ of v represent the same subfunction of f, i.e. the subfunction represented as v does not depend essentially on x_i.

Merging rule (R2): Nodes v and w with label x_i can be shared, if and only if they represented the same subfunction of f.

Complement rule (R3): For nodes v and w with label x_i can be replaced with v', if and only if $v' = w'$.

Definition 3: A BDD is called a reduced ordered binary decision diagram (ROBDD), if no reductions can be achieved using the above rules.

Among the above rules, R3 is particular suitable for XC6200 synthesis. Unlike other multiplexer-based FPGAs such as Actel, the complement multiplexer inputs can be fully exploited without using any additional logic cell as an inverter [4]. R3 is used very frequently to minimise near linear functions.

2.2 Variable ordering

Definition 4: For any Boolean function $f(x_1, x_2, ..., x_n)$, the decision variable ordering (from the root to the terminals of the data structure) can be defined with a vector $Order[n] = \{x_{k1}, x_{k2}, ..., x_{kn}\}$. For a certain $Order[n]$, the size of the ROBDD, *BDD_Size()*, is the number of the nonterminal vertex in the data structure. Our goal is to find a good variable ordering $Order[n] = \{x_{k1}, x_{k2}, ..., x_{kn}\}$ for a given function $f(x_1, x_2, ..., x_n)$, such that *BDD_Size()* is minimised.

ROBDD size is extremely sensitive to the choice of the variable ordering. The existing methods of finding a good variable ordering can be classified into three categories: heuristic methods [14–16], exact methods [13, 17] and methods based on genetic algorithms (GA) [18–22]. Previous research has indicated that GA methods can produce better results with reasonable CPU time for most of the benchmark circuits. In this paper, a novel GA reported elsewhere [22], which uses dynamic parameters, is employed to search for near optimal variable ordering. The pseudocode of the dynamic GA is included in the Appendix (Section 8). Details of the algorithm can be found in [21, 22].

2.3 Mapping BDD to Boolean network based on XC6200 function units

Most of the functions described in the pseudocode have been discussed in [18, 21, 22]. The function *BDD_2_Network()* is the new contribution described in this paper. It maps the ROBDD produced with the GA to a Boolean network specifically for XC6200 FPGA cell architecture. The relationship between a ROBDD and the Boolean function which it represents can be described as follows:

Corollary 1: An OBDD with root v denotes a Boolean function f_v: $\mathbf{B}^n \rightarrow \mathbf{B}$ such that:

(*a*) If v is a terminal vertex with $value(v) = 1$, then $f_v = 1$.

(*b*) If v is a terminal vertex with $value(v) = 0$, then $f_v = 0$.

(*c*) If v is a nonterminal vertex and $index(v) = i$, then $f_v = x'_i f_{low(v)} + x_i f_{high(v)}$, where $f_{low(v)} = f_{low(v)}$ if $edge(v, low(v))$ is positive, and $f_{low(v)} = f'_{low(v)}$ if $edge(v, low(v))$ is negative. $f_{high(v)}$ can be defined in a similar way.

According to corollary 1, a BDD vertex v can be mapped to a Boolean node based on XC6200 FPGA architecture as follows (note that *po* is primary outputs):

```
NodeMapping(v)
{
  if (v is a root of the BDD and the edge (po, v) is
  negative) {
    if (edge(v, low(v)) is negative) f_{x'index(v)} = f_{low(v)};
      else f_{x'index(v)} = f'_{low(v)};
    if (edge(v, high(v)) is negative) f_{xindex(v)} = f_{high(v)};
      else f_{xindex(v)} = f'_{high(v)};
    } else {
    if (edge(v, low(v)) is negative) f_{x'index(v)} = f'_{low(v)};
      else f_{x'index(v)} = f_{low(v)};
    if (edge(v, high(v)) is negative) f_{xindex(v)} = f'_{high(v)};
      else fx_{index(v)} = f_{high(v)};
    }
      f_v = x'_{index(v)} f_{x'index(v)} + x_{index(v)} f_{xindex(v)};
}
```

Node_Mapping(v) is the function that is called repeatedly in *BDD_2_Network()* to map the BDD to the Boolean network. For example, a BDD vertex with root v as shown in Fig. 2*a* can be mapped to a Boolean node, and implemented with a single XC6200 FPGA unit as shown in Fig. 2*b*. The computational complexity of *BDD_2_Network()* is $O(|BDD|)$, which is the complexity of traversing the BDD. The mapping algorithm above is designed specifically for the XC6200 FPGAs. For a given root node v, *Node_Mapping()* not only collapses the ancestor negative edges, it also absorbs the descendant negative edges.



Fig.2 *Realisation of BDD vertex with XC6200 unit*

3 Synthesis procedures for XC6200 FPGAs

After mapping the minimised ROBDD to a Boolean network, every node can be mapped to a single XC6200 FPGA unit. However, the timing performance of the network often needs further optimisation.

To describe our algorithm, the following Boolean function is used as an example throughout:

$$f(x_1, x_2, x_3, x_4, x_5) = x_1 x_2' + x_1 x_3 + x_1 x_4' x_5 \quad (1)$$

After variable ordering using GA, the ROBDD representation of eqn. 1 is as shown in Fig. 3*a*. Using the function *BDD_2_Network()*, the ROBDD representation of $f(x_1, x_2, x_3, x_4, x_5)$ is mapped to XC6200 units as shown in Fig. 3*b*. To improve the timing performance of this circuit, the following network refinements were introduced.



Fig.3 *Performance refine based on XC6200 FPGAs*

3.1 Library binding

XC_Binding() maps all multiplexers with a constant input to an equivalent two input gate from XC6200's basic function library. This results in more efficient routing when using the current version of Xilinx tools. The result of *XC_Binding()* is shown in Fig. 3*c*.

3.2 Level reduction

Fig. 3*c* shows that x_1 has been factorised. Factorisation can often reduce the size of the Boolean network at the expense of increased levels of logic. The level reduction algorithm, *Level_Reduce()*, locates nodes on the critical path that are in factorised form. The factored variables are then distributed. Using the distributive property, the circuit in Fig. 3*c* can be improved to that in Fig. 3*d*, with the logic level reduced by one at the expense of two extra logic cells. If a node is located on the critical path but not in a factorised form, it is collapsed and checked for the following conditions: (i) if it is composed of a single cube, (ii) if it is composed of single literal cubes, or (iii) if it is composed of cubes of disjoint support. Nodes which satisfy one of the above conditions are decomposed with AND–OR decomposition [23]. This produces an AND–OR tree structure which has fewer levels of logic. As will be seen later, for circuits such as the benchmark *misex2*, the function *Level_Reduce()* can decrease the levels of the critical path from 11 to seven, while increasing the number of XC6200 cells by only 12%. This algorithm can be used iteratively until no improvement is found. After level reduction, the Boolean network is verified against the input circuit using SIS's verification routines.

The entire synthesis procedure for XC6200 FPGA as shown in Fig. 4 is collected into *XC6200_Syn* as an add-on package to SIS.



Fig.4 *Schematic diagram of XC6200 synthesis procedure*

4 Results

The numerous steps described in the previous Section were combined together as *XC6200_Syn*, a XC6200 FPGA logic synthesis add-on package to Berkeley's SIS environment. Since no other synthesis results on XC6200 have been published, the performance of *XC6200_Syn* is compared to that of SIS (without our package) and Synopsys. All 39 LGSynth93 benchmark circuits were tested. For 24 of them, *XC6200_Syn* yielded better results than both SIS and Synopsys. To understand better the types of circuit to which *XC6200_Syn* is more suited, all LGSynth93 benchmark circuits were divided into three categories according to the concepts of circuit density as defined below.

Definition 6: The density of a circuit is defined as follows:

$$\rho = \frac{|BDD|}{i * o} \quad (2)$$

where $|BDD|$ is the ROBDD size of the circuit. i and o are the number of the inputs and outputs of the circuit.

Definition 7: A circuit is:

(*a*) a simple circuit if $|BDD| \leq 80$;

(*b*) a high density circuit if $\rho \geq 0.7$ and $|BDD| > 80$;

(*c*) a low density circuit if $\rho < 0.7$ and $|BDD| > 80$.

Table 1 shows the results for all simple circuits in the LGSynth93 benchmarks. Column U indicates the number of XC6200 units used, L is the level of logic on the critical path, D shows the estimated critical path delay of the mapped circuit, and CPU is the CPU time running on a SUN Sparc 10 workstation. From Table 1 it can be seen that *XC6200_Syn* uses fewer or the same number of logic cells and/or levels of logic than Synopsys and SIS in all circuits except *cordic*, *rd84* and *t481*. For very simple circuits such as *con1* and *xor5*, *XC6200_Syn* performs identically to Synopsis.

The density ρ in definition 6 indicates the relative complexity of a circuit. For high density circuits as defined here, *XC6200_Syn* performs better; for low density circuits, *XC6200_Syn* always performs worse

Table 1: Comparison of results for small benchmarks

Circuits			XC6200_Syn				SIS				Synopsys		
	i	o	U	L	D	CPU	U	L	D	CPU	U	L	D
Sxpl	7	10	40	6	27.8	3.4	73	18	78.9	12.5	69	8	36.3
9sym	9	1	23	8	35.2	8.7	169	15	77.9	64.8	30	8	33.3
b12	15	9	53	8	37.8	31.5	54	7	29.6	6.5	57	6	24.0
clip	9	5	73	8	38.9	15.7	100	19	88.3	27.1	79	10	43.5
coni	7	2	12	4	14.8	0.7	12	4	16.6	2.7	12	4	14.8
cordic	22	2	47	22	98.4	231.6	40	9	34.1	2025.3	49	8	30.5
inc	7	9	68	6	27.8	6.9	82	19	91.6	15.8	90	8	31.7
misex1	8	7	32	5	21.3	2.5	36	12	56.8	6.1	46	6	25.0
rd53	5	3	15	4	18.5	3.7	22	7	28.7	4.2	12	5	21.3
rd73	7	3	29	6	28.7	4.4	40	12	53.7	13.7	20	7	29.6
rd84	8	4	40	7	33.3	14.0	88	19	87.7	37.3	26	7	30.5
sqrt8	8	4	31	7	29.6	2.7	49	12	55.0	5.8	37	8	31.4
squar5	5	8	30	4	18.5	5.1	46	10	48.4	5.4	40	7	25.9
t481	16	1	19	15	69.6	41.9	15	4	14.8	33.1	19	5	19.4
xor5	5	1	4	3	11.1	1.2	4	4	17.6	0.9	4	3	11.1

Table 2: Comparison of results for large benchmark circuits

Circuits				XC6200_Syn				SIS				Synopsys		
	i	o	ρ	U	L	D	CPU	U	L	D	CPU	U	L	D
alu4	14	8	5.03	555	13	69.1	399.4	183	20	92.1	1323.3	761	17	86.6
apex4	9	19	5.20	885	8	83.0	390.9	1919	123	776.3	3415.5	1918	15	92.3
bw	5	28	0.70	95	4	41.2	10.3	123	22	119.8	32.2	138	7	42.6
duke2	22	29	0.52	333	17	86.7	78.4	320	20	110.4	97.7	294	7	53.4
ex1010	10	10	10.5	1042	9	109.7	409.4	2379	17	78.5	4409.6	1925	16	102.2
ex5p	8	63	0.47	240	7	47.1	90.1	274	16	78.4	280.6	289	7	53.7
misex2	25	18	0.18	90	7	31.5	7.8	81	8	35.2	11.1	82	8	33.3
misex3	14	14	2.43	474	13	74.9	582.4	522	23	108.1	887.1	686	16	79.3
misex3c	14	14	1.95	372	13	67.4	147.9	389	51	223.5	993.3	461	15	60.1
sao2	10	4	2.00	78	9	58.3	7.8	99	21	88.1	24.7	114	12	47.2
seq	41	35	0.88	1259	21	119.4	3367.3	1399	28	146.9	1748.5	1321	19	107.1
table3	14	14	3.83	747	13	99.4	142.4	693	87	463.8	1314.1	891	12	88.5
table5	17	15	2.61	666	16	100.3	151.7	703	25	131.2	1162.5	782	17	78.6

than either Synopsys or SIS except with ex5p. The test results for all the high density benchmark circuits and three of the low density circuits, *ex5p*, *duke2*, and *misex2* are listed in Table 2. For example, for *apex4*, which has a density of 5.18, *XC6200_Syn* is considerably better than both Synopsys and SIS. On the other hand, for *misex2* and *duke2*, with densities of 0.18 and 0.52, respectively, *XC6200_Syn* performs worse than Synopsys. Another 11 benchmarks with the property similar to *misex2* and *duke2* are omitted from Table 2.

It is obvious from Table 2 that *XC6200_Syn* is suitable for synthesising high density circuits where the product *i*o* is small. This is because *XC6200_Syn* represents Boolean networks as BDDs, and the optimisation procedure relies heavily on the ability of the algorithm to find an optimal variable order. This becomes increasingly difficult as *i*o* product is large. In contrast, both SIS and Synopsys use an algorithm which is independent of the number of input and output nodes, but yields good results as long as the number of prime implicants is reasonably small. Note also that *XC6200_Syn* is considerably better than SIS on timing performance. This is because SIS initially performs multilevel minimisation, then performs IF-THEN-ELSE decomposition one node at a time. For complex functions, this may result in a very long path. The results here also show that the number of logic levels only provides a rough estimate on timing. Delay in a mapped circuit includes fanout and routing delays which are not reflected in the levels of logic.

Finally, all benchmark circuits reported in [4] were tested and *XC6200_Syn* was found to use 39.5% fewer cells with one per cent improvement in the total levels of logic.

5 Conclusions

XC6200_Syn, an additional package to Berkeley's SIS environment for XC6200 FPGA logic synthesis, is proposed in this paper. Since Boolean functions are represented as BDDs, memory usage is more efficient and the quality of synthesis is no longer limited by the number of prime implicants. A genetic algorithm is employed to solve the NP-complete problem of BDD variable ordering. This enables a near optimal result to be obtained within reasonable CPU time. Finally, by

combining logic synthesis with technology mapping, and by exploiting the inherent architecture of the XC6200 function unit, our algorithm yields better results in terms of size and delay when compared with SIS and Synopsys for the category of the LGSynth93 benchmark circuits where the *i*o* product is small. This suggests that, for the best results, one might need to choose different synthesis algorithm depending on certain properties of the circuits.

6 Acknowledgment

This project is partially supported by Mentor Graphics Corporation, USA.

7 References

1 Xilinx Inc.: 'XC6200 FPGA family'. 1995
2 GORAI, R.K., and PAL, A.: 'Automated synthesis of combinational circuits by tree network of multiplexers'. Proceedings of IEEE 3rd international conference on *VLSI design*, 1990, pp. 380–386
3 WU, H., ZHUANG, N., and PERKOWSKI, M.A.: 'Synthesis of multiplexer directed-acyclic-graph network with application to FPGAs & BBDs'. International workshop on *Logic synthesis*, May 1993
4 SCHAFER, I., and PERKOWSKI, M.A.: 'Synthesis of multilevel multiplexer circuits for incompletely specified multioutput Boolean functions with mapping to multiplexer based FPGAs', *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, 1993, **12**, (11), pp. 1655–1664
5 MURGAI, R., NISHIZAKI, Y., SHENOY, N., BRAYTON, R.K., and SANGIOVANNI-VINCENTELLI, A.L.: 'Logic synthesis for programmable gate arrays'. Proceedings of 27th ACM/IEEE conference on *Design automation*, 1990, pp. 620–625
6 BESSON, T., BOUSOUZOU, H., CRATES, M., and SAUCIER, G.: 'Synthesis on multiplexer-based programmable devices using (ordered) binary decision diagrams'. Proceedings of *EUROASIC*, 1992, pp. 8–13
7 BESSON, T., BOUSOUZOU, H., CRATES, M., and SAUCIER, G.: 'Synthesis for FPGA using binary decision diagrams'. IEEE 1992 international conference on *Computer design: VLSI in computers and processors*, 1992, pp. 163–167
8 KARPLUS, K.: 'Amap: A technology mapper for selector-based field-programmable gate array'. Proceedings of 28th ACM/IEEE conference on *Design automation*, 1991, pp. 244–247
9 MURGAI, R., SHENOY, N., BRAYTON, R.K., and SANGIOVANNI-VINCENTELLI, A.L.: 'An improved synthesis algorithm for multiplexer-based PGAs'. Proceedings of 29th ACM/IEEE conference on *Design automation*, 1992, pp. 380–386
10 THAKUR, S., WONG, D.F., and KRISHNAMOORTHY, S.: 'Delay minimal decomposition of multiplexers in technology mapping'. Proceedings of 33rd ACM/IEEE conference on *Design automation*, June 1996,
11 DE MICHELI, G., Synthesis and optimisation for digital circuits, McGraw-Hill, 1994
12 BRYANT, R.: 'Graph-based algorithms for Boolean function manipulation', *IEEE Trans.*, 1986, **C—35**, (8), pp. 677–691
13 ISHIURA, N., SAWADA, H., and YAJIMA, S.: 'Minimization of binary decision diagrams based on exchanges of variable'. Proceedings of IEEE international conference on *Computer-aided design*, 1991, pp. 472–475
14 WEGENER, I.: 'The size of reduced OBDD's and optimal read-once branching programs for almost all boolean functions', *IEEE Trans.*, 1994, **C—43**, (11), pp. 1262–1269
15 AZIZ, A., TASIRAN, S., and BRAYTON, R.K.: 'BDD variable ordering for interating finite state machines'. Proceedings of 31st ACM/IEEE conference on *Design automation*, 1994, pp. 283–288
16 RUDELL, R.: 'Dynamic variable ordering for ordered binary decision diagrams'. Proceedings of IEEE international conference on *Computer-aided design*, 1993, pp. 42–47
17 FRIENDMAN, S.J., and SUPOWIT, K.J.: 'Finding the optimal variable ordering for binary decision diagrams', *IEEE Trans.*, 1990, **C—39**, (5), pp. 710–713
18 ALMAINI, A.E.A., and ZHUANG, N.: 'Using genetic algorithm for the variable ordering of ReedMuller binary decision diagrams', *Microelectron. J.*, 1995, **26**, (5), pp. 471–480
19 BECKER, B., and DRECHSLER, R.: 'OFDD based minimization of fixed polarity Reed-Muller expressions using hybrid genetic algorithm'. Proceedings of IEEE international conference on *Computer-aided design*, 1994, pp. 106–110
20 DRECHSLER, R., BECKER, B., and GÖCKEL, N.: 'A genetic algorithm for variable ordering of OBDDs', *IEE Proc. Comput. Digit. Tech.*, 1996, 143, (6), pp. 364–368
21 ALMAINI, A.E.A., ZHUANG, N., and BOURSET, F.: 'Minimisation of multioutput Reed-Muller binary decision diagrams using hybrid genetic algorithm', *Electron. Lett.*, 1995, **31**, (20), pp. 1722–1723
22 ZHUANG, N., BENTEN, M.S.T., and CHEUNG, P.Y.K.: 'Improved variable ordering of BDDs with novel genetic algorithm'. Proceedings of IEEE international symposium on *Circuits and systems*, 1996, Vol. 3, pp. 414–417
23 SENTOVICH, E.M., SINGH, K.J., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P.R., and BRAYTON, R.K., 'SIS: a system for sequential circuit synthesis', Technical report UCB/ERL M92/41, University of California, Berkeley, May 1992

8 Appendix: Pseudocode of the dynamic GA algorithm for variable ordering

```
Dynamic_Genetic_Algorithm(benchmark) {
  for(K1 = 0, K1 ≤ MAX_POPULATION) {
    Random_Order();
        BDD_Size();
        Initial_Roulette_Wheel_Selection();
    }
  while(Generation_Remaining) {
    Crossover();
        Mutation();
        BDD_Size();
        random_number = rand()%100;
        if(random_number < HYBRID_RATE) Heu-
        ristic_Parent_Selection();
        else Roulette_Wheel_Parent_Selection();
      if(improvement found in new generation) {
        decrease Population_Size by δ1;
        decrease Mutation_Rate by μ;
        increase Generation_Remaining by γ1;
        } else
        increase Population_Size by δ2;
        increase Mutation_Rate by μ;
        decrease Generation_Remaining by γ2;
      }
    if (Population_Size) ≥ MAX_POPULATION)
        decrease Generation_Remaining by γ3;
        Population_Size = max(MIN_POPULA-
        TION, min(Population_Size, MAX_POPU-
        LATION));
        Mutation_Rate = max (MIN_RATE, min(-
        Mutation_Rate, MAX_RATE));
        }
  Copy_Best_Ordering();
  BDD_2_Network();
}
```