### Department of Electrical & Electronic Engineering

Imperial College London

### 2<sup>nd</sup> Year Laboratory

### **Experiment VERI: FPGA Design with Verilog (Part 1)**

(webpage: www.ee.ic.ac.uk/pcheung/teaching/E2\_Experiment /)

### Objectives


By the end of this experiment, you should have learned:

- How to design digital circuits using Altera's Quartus Prime Design software;
- How to design digital circuits targeting Altera's Cyclone V FPGA using Terasic's DE1-SoC Board;
- How to design digital circuits in efficient, synthesizable Verilog HDL;
- How to evaluate your design in terms of resource utilization and clock speed;
- How to use the DE1-SoC FPGA board with its custom daughter board for analogue I/O functions;
- Have designed something yourself for the Cyclone V FPGA.

### Before you start

Before you come to the laboratory, you are expected to:

- Have understood the lectures on Verilog
- Be familiar with the basic architecture inside the FPGA
- Have read through this Laboratory instructions





Both the experimental board and a PC would be made available to you during your allotted period in the second year laboratory. In addition, you may also borrow a DE1-SoC board from Level 1 stores to use at home for one week. If no one else has booked the board, you can renew the borrowing period on a week-by-week basis.

This instruction manual is divided into four parts, one for each week. Each part has its own goals and learning outcomes.


Some students will find this experiment harder or easier than average, depending on your prior experience with digital logic. Therefore the four Lab sessions contain the compulsory s well as optional exercisers. If you fall behind this experiment during any week, it is wise to find a bit of spare time to catch up outside the official laboratory sessions and restrict yourself to the compulsory parts only.

### PART I – Schematic to Verilog

### 1.0 Introduction

You should have done some background reading before attending the laboratory session as suggested at the Lecture.

FPGAs is a type of programmable logic devices introduced by Xilinx in 1985. It is now the predominant technology for implementing digital logic in low to moderate volume production. The basic structure of an FPGA is shown below. It consists of three main types of resources: 1) Logic Blocks (or Elements); 2) Routing Resources; 3) I/O Pad. For more information about FPGA, see Lecture 1 notes available on the E2 Digital Electronics course webpage.




### 1.1 Quartus Prime Design Suite

Quartus provides a complete environment for you to implement your design on an Altera FPGA. It supports all aspects of the design flow, which is typically following the flow diagram shown here. The best way to learn Quartus is to go through this experiment step-by-step. After you have learned the basics, you can start to explore other aspects of the Quartus system.

### 1.2 DE1-SoC Board

DE1-SoC Board is designed and made by Terasic. It is based around a Cyclone V FPGA from Altera. Include on the DE1 board are various I/O devices such as 7-segment LED displays, LED, switches, VGA port, RS232 port, SD card slot etc. A block diagram of the DE1 board is shown below. Although the Cyclone V includes a dual-core ARM processor, we will only be using the FPGA part of the FPGA for this experiment.




### 1.4 Verilog Hardware Description Language

One of the key learning objective of the 2<sup>nd</sup> year course in digital logic (E2.1) is for you to learn the Verilog Hardware Description Language (HDL), which is commonly used to specify FPGA and other types of chip designs. An excellent tutorial can be found on:

http://www.asic-world.com/verilog/veritut.html. A Verilog Syntax Summary sheet is provided in Appendix A.





Block Diagram of the DE1-SoC Board

### 1.5 Using Quartus Prime software and DE1 at home


If your own laptop is sufficiently powerful (at least 4GB of RAM) and has plenty of free disk space (at least 1GB of free disk space), you may want to install a copy of the Quartus design software on your own computer. The latest version is Quartus version 16. You may also borrow a DE1-SoC board from the EEE Stores with your ID card. The lending period is one week at a time. You may renew your loan of the board if no one else is on the waiting list. Of course, the DE1-SoC board and the appropriate software are available anytime during working hours in the Level 1 Electronics Lab.

To install your own copy of Quartus, you should go to Altera's website to register, then download the free Quartus Prime Light Edition from: <u>http://dl.altera.com/?edition=web</u>. Note that Quartus and the DE1 board only works with MS Windows or Linux. If you are a Mac user, you would need to run a virtual machine (e.g. VirtualBox, Parallels or VMware), load a version of Windows or Linux, and then run Quartus under that environment.

Plug the DE1 board to a USB port on your computer and turn it ON (red button). It will ask you for a device driver, which can be found in the Quartus software directory ....\drivers. See "**DE1-SoC Getting Started Guide**" from the experiment webpage.


### **Experiment 1: Schematic capture using Quartus – 7-Segment Display**

If you have come to the laboratory session prepared, Part I of experiment VERI should take no more than ONE 3-hour session. It will lead you through the entire design of a 7-segment decoder using schematic entry method. It will use four slide switches on the right (SW3 to SW0) on the DE1 board as input, and display the 4-bit binary number as a hexadecimal digit on the right-most 7-segment display (HEX0).



### Step 1: Creating a good directory structure

Before you start carrying out any design for this exercise, it would be very helpful if you first create in your home directory a directory structure on the h:\ drive for this experiment. Shown on the right is a possible directory structure that you may choose to create. Each folder is empty for now, but as you progress through the four Lab Sessions, you will be creating each design in each of the folders.



### Step 2: See what you are aiming for

Go to the Experiment webpage (see above) and download a copy of the solution for Exercise 1: "**ex1sol.sof**" to your home directory (or wherever that is). Now turn ON the DE1 board.


### Step 3: Programme the FPGA


Start up Quartus software on your computer. Click command: Tools > Programmer. In the popup window, click: Hardware Setup .... You should see something like the diagram on the right. Then select: DE-SOC [USB-1]. This is to tell Quartus software that you are using the DE1-

SoC USB interface to program (or blast) the FPGA. Then click **Auto Detect** button on the left. A window will pop up and you need to select SCSEMA5 radio button to tell the system which type of Cyclone V FPGA chip you are using (which is 5CSEMA5).

You will now see two lines in the Programmer window as shown on the right. Since we are only configuring (i.e. sending a bit-stream to) the FPGA part of the Cyclone V chip, we need to **delete** the SOCVHPS (stands for System-on-Chip V High Performance System, which is the ARM processor) from the programmer set up.

Next click the **AddFile** button. Navigate to the folder containing the **ex1sol.sof** file. Select this. Finally click the **Start** button.





The **ex1sol.sof** file contains the solution to Exercise 1 designed by me. It has the bit-stream to configure (or programme) the FPGA part of Cyclone V. Once the bit-stream is successfully sent to the FPGA chip, this design will take over the function of the chip. You should be able to change the least significant four switches and see a hexadecimal number displayed on rightmost 7-segment display.

You should leave the programmer utility running in the background for ease of sending another design to the FPGA later. Return to Quartus software by clicking its window.

### Step 4: Paper Design

The overall block diagram for the decoder is shown below. The decoder outputs **out[6..0]** drive the seven segments on the display. Note that the LED segments are **low active**, meaning that the LED will light up (ON) if the corresponding digital signal is at OV.

The truth-table for the decoder is shown here:

With what you have learned in the first year, you should be able to design the decoder in the form of seven Boolean equations, and then use K-map to minimise the logic. In order to save time, only derive the Boolean equation for out[4] as a Boolean function of in[3..0].

In[30]	 7seg decoder	out[60]	$5\overline{6}$
m[50]	decoder		4 2

in[30]	out[6:0]	Digit	in[30]	out[6:0]	Digit
0000	1000000	0	1000	0000000	8
0001	1111001	1	1001	0010000	9
0010	0100100	2	1010	0001000	A
0011	0110000	3	1011	0000011	ь
0100	0011001	4	1100	1000110	<i>L</i>
0101	0010010	5	1101	0100001	d
0110	0000010	6	1110	0000110	ε
0111	1111000	7	1111	0001110	F

You also should **not** use K-map to perform any optimization. Quartus (and other modern CAD design software) will perform logic minimization for you and will do a much better job, taking into account the architecture of the FPGA chip.

### Step 5: Create the project "ex1"

- Create in your home directory the folder **../part\_1/ex1**.
- Click file>New Project Wizard, complete the form.
   Use ex1 as the project name and ex1\_top as topdesign name.
- Select the FPGA device as Cyclone V 5CSEMA5F31C6. Then click **Finish**.

### Step 6: Specify the 7-segment decoder as schematic

Download from the website the file: My7Seg\_incomplete.bdf.zip and unzip in the folder ../part\_1/ex1. This is a partially completed schematic for the 7-segment decoder circuit with circuit for **out[4]** missing. You are now ready to enter the circuit to produce **out[4]** as gates using the schematic editor. This is shown on the right and it implements the equation:

```
out4 = /in3*in0 + /in3*in2*/in1 + /in2*/in1*in0
```

 nin[3]
 AND2

 in[0]
 inst15

 nin[3]
 AND3

 in[2]
 inst16


 nin[1]
 inst16

 nin[2]
 AND3

 inin[1]
 inst18

 nin[2]
 AND3


 inin[1]
 inst18



The Graphic Editor provides a number of libraries which include circuit elements that can be imported into a schematic. Double-click on the blank space in the Graphic Editor window, or

click on the icon in the toolbar that looks like an AND gate. A pop-up box will appear. Expand the hierarchy in the Libraries box as shown in the figure. First expand libraries, then expand the library primitives, followed by expanding the library logic which comprises the logic gates. Select "and2", which is a two-input AND gate, and click OK. Now, the AND symbol will appear in the Graphic Editor window. Using the mouse, move the symbol to a desirable location and click to place it there.

- Repeat and place two "and3" and one "or3" gates on the schematic. Change the names of all the input and output nodes accordingly. (It is quickest to put down all the gates first before wiring them up later.)
- Now wire up the gates by click and drag on the input nodes of the gates to extend a wire out, and then simply type the name of the node on the keyboard.
- When completed, you will see the entire schematic diagram for the decoder circuit as shown here:



Step 7: Include this file in project

Every time you create a new entity or module as part of your design, you must include the file in the project.

• Click: Project > Add Current Files to Project ....,

### Step 7: Make a symbol for the decoder

It is often convenient to encapsulate a circuit into a module (sometimes known as an "entity"), which is then used multiple times in a design. For us to do so, we need to create a symbol for **My7seg** decoder module.

### Click File > Creat/Update > Create Symbol ...

File Properties	e insto	1
Create / Update	Create HDL Design File from Current File	Γ.
Export	Create Symbol Files for Current File	
Convert Programming Files	Create AHDL Include Files for Current File	

### Step 8: Use this module at the top-level design schematic

- Now we will use the newly created entity **My7seg** in the top-level design.
- Click File > New .... and select Block Diagram /Schematic File as shown here:
- Use the *button* to select and place the **My7seg** module, input port and output port on the schematic.
- Double click the port symbol to edit the input and output pin names as **SW[3..0]** and **HEX0[6..0]** respectively.
- Use the bus wiring tool **T** to wire up the ports to the module as two busses as shown below.
- Save this file.

$\diamond$	<b>4</b> (	<b>-</b>									
1			ex1_top.bo	f*	8	$\Theta$		Compila	tion Repo	rt - ex1	_top
> `	くし	日米		🖯 👘 🚽		7					
				My7seq							
- 0	M/12 0	1 1								IC 01	• • •
	vv[50	j 🛤	VCC	in[30]	out[60]		 490-1F			00	
				inst			 				

### Step 9: Pin assignment & Compilation

You need to associate your design with the **physical pins** of the Cyclone V FPGA on the DE1-SOC board.

- Check that the device is corrected assigned as 5CSEMA5F31C6 using: Assignments > Device ...
- Click: Processing > Start > Start Analysis and Elaboration. This will work out the input/output port names for your design. This should complete without error. Otherwise, fix all errors and re-analyse. (There will be many warnings – generally warnings are not important. But there MUST not be errors, which will be shown in RED.)
- Click Assignment > Pin Planner and a new window with the chip package diagram. You should also see the top-level input/output ports shown as a list.

Signal Name	Pin Location					
HEX0[6]	PIN_AH28					
HEX0[5]	PIN_AG28					
HEX0[4]	PIN_AF28					
HEX0[3]	PIN_AG27					
HEX0[2]	PIN_AE28					
HEX0[1]	PIN_AE27					
HEX0[0]	PIN_AE26					
SW[3]	PIN_AF10					
SW[2]	PIN_AF9					
SW[1]	PIN_AC12					
SW[0]	PIN_AB12					

le	Edit View	Processin	g Tools	Window	Help						Se	arch altera.com	1
R	Report		4 8 ×							Node Proper	ties		Q 8
1	Report not	available		1						Node name:	HEX0[4]		
						Top View -	Wire Bor	nd		Location:	PIN AF2	28	
					Cvc	lone V - 50	SEMA5	-31C6			_		
										I/O Standard:			
					1 2 3 4 5 6 7 8	9 10 11 12 13 14 15	106.0%_10 106.0%_16 (Fampratic: Fampratic: 16 17 18 19 20 21	22 23 24 25 26 27 28	29 30	Reserved:		TL Class I	
6						00000000			A		2.5 V	TL Class II	
										Properties:	2.5 V (de	fault)	
1							DO ADDO	OVONTO	(DOD	Name	3.0-V LV	CMOS	
*				1		o⊽oooo∆	PEPPAP	<b>Å</b> ₽́₽Ÿ×́₽́₽	€	I/O bank	3.0-V LV		
						NUNNNNNN	0,0000	MARA JUVE	P P F		3.0-V PC		
								OOVOOAC Oppoar	E H	Edge	3.0-V PC 3.3-V LV		
						SSASA X			POJ Charges	Conoral fu	3.3-V LV		
					· XXXXX XQQ		APAAXP	OOAVOOC Vooodac	and the second	✓ Special fu			
-				i i	XXXXXXXXXX	MAXAXAX		<u>Ó</u> Ó Á Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó Ó	N © √	- Special lu		DIFFIO_TX_R	12
						VAVAVAV	(OVOVAA	<u>A</u> ¢©e⊽⊘¢				DIFFIO_TA_K	
					XXXXXX	<del>ху</del> хөхөхс	XOXAXA	eaeeee¢ eaeaeee				DQ2R	211
. 1	Groups	Report		i	, XXXXXXXXXX	<del>NDXQXQX</del>			OOT Itata	DQ/DQS	-	X8_DQ2R	
	asks		<b>₽</b> # ×		. WYVAYX	XAXAXAX		VAVOOOC		PadID		235	
Ľ		Pin Plann			XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X	550VDV 155V005	ASA0ADE SASQDDV	7 M M W	Pad group		5	
		arly Pin Pla		1	(WXXXXXXX)	VAAAAAA	` <u>∎</u> ©©́S⊽©	AQOVUDE	Y∇®		· ·	5	
		any Pin Pia Run I/O Ass				XAXQQQQ							
			5	1 Â		(SAA@ASA		00A0V00	AC				
	Pin F	xport Pin A	ssignme	A			ADAGOO						
	a 🏲 High			A	₽₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩₩		The second stand		CAR HUMUNEU	'			
	-	) Banks		Â			000000	OOVOD OO	ADAG				
		REF Group		A .		neo\∆cooo		$D \circ \circ \circ \land \circ \circ \circ$	0 OAH				
	E		15	Á					AK AK				
)		lock Pins			1 2 3 4 5 6 7 8	9 10 11 12 13 14 15	16 17 16 19 20 21	22 23 24 25 26 21 20	29 30				
2		Clock			advector and a second s	C BLINK, 28 and prefix is externel	ICELING, IS an grant for any	-					
	<	CIUCK	>										
5	* Named: *	~	⊗ Edit ×	HE>	(0[4]						Filter:	Pins: all	
	Node	Name	Direction	Loca	tion I/O Bank	/REF Group	itter Locatio	I/O Standard	Reserved	urrent Streng S	Slew Rate	ifferential Pa	Ar
	SHEX0	6]	Output	PIN A	H28 5A	B5A N0	PIN AH28	3.3VTTL		16mAault) 1 (	(default)		
	HEX0	5]	Output	PIN A		B5A N0	PIN AG28	3.3VTTL		16mA ault) 1			
	HEX0		Output	PIN A		B5A N0	PIN AF28	3.3VTTL		16mA ault) 1			
			Output	PIN A PIN A		B5A N0 B5A N0	PIN AG27 PIN AE28	3.3VTTL 3.3VTTL		16mAault) 1 ( 16mAault) 1 (			
	HEX0		Output	PIN A		B5A NO	PIN AE20 PIN AE27	3.3VTTL		16mAault) 1			

- Click on the appropriate pins one by one, and select the corresponding location from a dropdown list according to the list shown in the pin assignment table above. The I/O standard (i.e. interface voltages) should be "3.3V LVTTL".
- Click: **Processing > Start Compilation**, to build the entire design, and to generate all the necessary files. There should be NO error, but there will be many warnings.

### Step 10: Program the FPGA on the DE1 Board

- You have now created in the **../part\_1/ex1/output\_files/** folder the file **ex1\_top.sof**, which contain your design. (This should be the same design as the one I gave you to try out in Step 2 of this exercise.)
- Program the DE1 board with your version of **ex1\_top.sof** and test that it is working properly.

### **Step 11: Propagation Delay from inputs to outputs**

- Click: **Tools > TimeQuest Timing Analyzer** to invoke the built in timing analyzer of Quartus. A new TimeQuest window will appear.
- Click: Netlist > Create Timing Netlist. Then select post-fit and slow-corner, then OK.
- In the "Set Operating Conditions" window, select "Slow 1100mV 0°C model".
- Now click: **Netlist > Update Timing Netlist** ... This will use the specified timing model and condition to produce a set of timing data.
- Click: **Report > Datasheet > Report Datasheet**. This will produce a table showing the input-to-output propagation delay for various combination of rise and fall times (RR, RF, FR and FF). Make sure that you understanding what this table means.

 Repeat the procedcure again but for "Slow 1100mV 85°C Model". What is the delay difference at these two temperature extremes? Why?

### Step 12: Examine the resources used

- Now examine the Compilation Report. You should see something as shown here.
- It shows that this design used only 4 out of 32,070 ALMs (Adaptive Logic Modules), 11 of the 457 I/O pins and none of the other resources.

low Summary	
low Status	Successful - Sun Oct 09 15:29:33 2016
uartus Prime Version	16.0.0 Build 211 04/27/2016 SJ Lite Edition
evision Name	ex1_top
op-level Entity Name	ex1_top
amily	Cyclone V
evice	5CSEMA5F31C6
iming Models	Final
ogic utilization (in ALMs)	4 / 32,070 ( < 1 % )
otal registers	0
otal pins	11 / 457 ( 2 % )
otal virtual pins	0
otal block memory bits	0 / 4,065,280 ( 0 % )
otal DSP Blocks	0 / 87 ( 0 % )
otal HSSI RX PCSs	0
otal HSSI PMA RX Deserializers	0
otal HSSI TX PCSs	0
otal HSSI PMA TX Serializers	0
otal PLLs	0/6(0%)
otal DLLs	0/4(0%)

### Congratulations! You have now completed your first FPGA design!

### **Experiment 2: 7-Segment decoder in Verilog HDL**

I hope you now appreciate how limiting and slow it is to enter a design as a schematic diagram. Modern digital designers DO NOT USE schematic as a method of entry any more. Instead a designer would either use Verilog or VHDL hardware description language, or some high level language such as OpenCL or Vivaldo HLS to specify the design. In this experiment, you will design the Verilog version of what you have done in Experiment 1. Hopefully this will convince you never to use schematic capture for digital design again!§

### Step 1: hex\_to\_7seg.v

- Create a new project **ex2** as before and a toplevel module **ex2\_top** as before in **ex2** folder.
- In Quartus, create a design file in Verilog HDL known as **hex\_to\_7seg.v** using:

**File > New ....** and select Verilog HDL from the list.

- Type the Verilog source file as shown below. (You should have seen this during one of the Lectures earlier). Make sure you pay attention to the syntax of Verilog. Save your file.
- A full compilation can take a long time. A far more efficient way to check the syntax of your code by clicking: Process > Analyze current file. You should get into a habit of ALWAYS perform this step to make sure that the new Verilog module you have created is as error free as

possible. It will save you a lot of time.

### Step 2: Create Top-Level Specification in Verilog

- Instead of using schematic capture for the toplevel module (that connects to physical pins on the FPGA), we will do this also in Verilog by creating the file: "ex2\_top.v" as shown here. Set this as Top-Level entity.
- Click: **Project > Add/Remove Files**, and remove the .bdf file as part of this project.

module hex_t	to_7seg	g (oi	ut,in);			
output input [3	[ <mark>6:0]</mark> :0] in;	out;	// lo // 4-bi	w-act t bin	ive ary	outj inpi
reg	[6:0]	out;	// make	out	a va	rial
4'h1: 4'h2: 4'h3: 4'h4: 4'h5: 4'h6: 4'h6: 4'h7: 4'h8: 4'h9: 4'ha: 4'hb: 4'hc: 4'hc: 4'hc:	in) out = out	7'b11: 7'b01( 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b00; 7'b10; 7'b010; 7'b010;	L1001; D0100; L0000; L1001; L0010; D0010; L1000; D0000; L1000; D0000; D0001; D00110; D0010; D0110;		5   6   4 	 1  - 2 

	Module name: e Function: Top 4-bi Creator: Pete Version: 1.1 Date: 9 Oc	level module for this design t hex to one display only r Cheung
·);	dule ex2_top ( SW, HEX0	// input switches // Hex output on 7 segment display
,	input [3:0] output [6:0]	SW; // declare input/output ports HEXO;
	hex_to_7seg	SEGO (HEXO, SW);
en	dmodule	

- This allows you to remove the .bdf file and replace it with the .v file for the top-level specification.
- Verify that everything works properly with: Process > Start > Start analysis & elaboration. Make sure that there is no error. (Warnings often capture potential errors. However, the Quartus system generates many warnings, and nearly all of which are not important. Once you have gain confidence on the system, you may start ignoring the warning, but never ignore any error.)

You will save a lot of time if you ALWAYS use these two steps: analyze, and analysis & elaboration, and ensure that ALL errors are dealt with (and warning understood).

### Step 3: Pin Assignment – the quick way

- Earlier you used the **pin assignment editor** to associate pins on the package to your signals. This is a tedious process. In ex1, if you have correctly completed the design, the pin assignment would have been stored in a file: "ex1\_top.qsf" file.
- Open this file, either using Quartus' built-in editor by clicking: File > Open file... or use your own favourite edit on your PC.
- You will find lines of statement such as:

set\_instance\_assignment -name IO\_STANDARD "3.3-V LVTTL" -to HEX0[4]
set\_location\_assignment PIN\_AF28 -to HEX0[4]

- The first line defines the voltage standard used by the HEX0[4] signal (3.3V logic).
- The second line defines the physical pin location of HEX0[4] is PIN AF28.
- Now open the **ex2\_top.qsf** file. You will see that there is no pin assignment for this design yet. Before full compilation, we need to tell Quartus which signal is connect to which physical pin on the FPGA.
- Instead of using the tedious pin assignment editor in ex1, we will modify the ex2\_top.qsf file with our text editor to include the pin assignment information. To do this, first download from the experiment webpage the file: pin\_assignment.txt to the VERI directory.
- Then use: Edit > Insert File ... in Quartus to insert the whole of pin\_assignment.txt in ex2\_top.qsf.
- Note that we only use 7 pins in **ex2\_top.v**, but **pin\_assignment.txt** defines **all** pins used by the four parts of Experiment VERI. Quartus will generate lots of warnings which you may ignore about these unused pins not being driven. It will not create any error and the pin assignments for unused pins will be ignored.

### Step 5: Test your design

- Recompile your design.
- Go to the Programmer window (assuming that you still have it opened). Delete the .sof file entry and add the current .sof file.
- Test your design on the board.

### Step 6: Put module in mylib

Over the four weeks in the Lab, you will design and verify various Verilog modules which you will reuse. You should copy these to the "**mylib**" folder and include them in your new design as necessary.

**Note**: When you perform a compilation, there may be a popup window informing you that some "Chain\_x.cdf" file has been modified, and ask if you wish to save it. Just click NO.

### Experiment 3: Test yourself - 10-bit binary switch values on three 7-segment displays

Here is a "test yourself" exercise. Create your own design to display all 10-bit sliding switches as hexadecimal on three of the 7-segment LED displays.

**Checkpoint**: You should get to this point by the end of the 3-hour Lab Session or earlier.

### Experiment 4 (optional): Displaying 10-bit binary as BCD digits on the 7-segment displays

In one of the lectures, you have been taught how to convert binary numbers to binary-codedecimal digits using the "**shift and add 3**" algorithm. You have been shown how to implement an 8-bit binary to BCD converter using Verilog. Furthermore in problem sheet 1, you have been asked to extend this to a 10-bit converter (**bin2bcd\_10.v**).

For this optional exercise, you are required to display the 10-bit binary number as specified by the 10 sliding switches SW[9:0] as a decimal number using your 10-bit converter module and the 7-segment decoder. Record the resource usage of your design.

- Now download from the experiment website a 16-bit binary to BCD converter module provided (bin2bcd\_16.v), and replace your 10-bit converter with this one.
- When instantiating the 16-bit converter, but only using 10 of the 16 bits, you should specify the input ports as: {6'b0, SW[9:0]}. (Remember that the {...} operator is for bit-concatenation.)
- Test your design on the DE1 Board.
- Compare the resource usage by this design (with **bin2bcd\_16.v**) with that using the 10-bit version (**bin2bcd\_10.v**). You will find that in fact the number of ALMs used will be the same.
- Basically Quartus optimizer removes unused resources. The module **bin2bcd\_16.v** has six of its input connected to 0, and only 12 of its output connected to output pins. The CAD software will eliminate all the redundant logic. This should result in the same number of ALM being used as that with a 10-bit converter. In other words, for such combinational circuit, you only need to keep the 16-bit version for any numbers with 16 bits or lower.

Before you move onto Part II of VERI, you should copy the components (modules) you have designed to the "mylib" folder. In the following sessions, you will be using the various .v files from this repository of your own design. You will also be adding to it later.

			Ņ	<del></del>			
@ 4000 4000 0	<pre>task TASKID; {{input   output   inout [range] {ARGID,};}] {{declaration}} {{declaration}} {{gequential_statement} {{sequential_statement}} end function [range] FCTID; {{input [range] {ARGID,};} {{declaration}} {{declaration}} {{declaration}} {{declaration}} end {{sequential_statement}} end endfunction</pre>	integer {INTID [range],}; time {TIMID [range],}; real {REALID,}; realtime {REALTIMID,}; event {EVTID,};	DECLARATIONS parameter {PARID = constexpr,}; wire   wand   wor [range] {WIRID,}; reg [range] {REGID [range],};	MODULE module MODID[(({PORTID,})]; [input   output   inout [range] {PORTID,};] [(declaration}] [(parallel_statement]] [specify_block] endmodule range ::= [constexpr : constexpr]	Revision 2.1 () Grouping [] Optional {} Repeated   Alternative bold As is CAPS User Identifier	Verilog HDL QUICK REFERENCE CARD	QUALS

### ω PARALLEL STATEMENTS

assign [(strength1, strength0)] WIRID = expr; initial sequential\_statement

always sequential\_statement

MODID [#({expr,})] INSTID ([{expr,} | {.PORTID(expr),}]);

GATEID [(strength1, strength0)] [#delay] [INSTID] ({expr,});

defparam {HIERID = constexpr,};

strength ::= supply | strong | pull | weak | highz delay ::= number | PARID | ( expr [, expr [, expr]] )

## GATE PRIMITIVES

or (out, in1, ..., inN); pullup (out); notif0 (out, in, ctl); bufif0 (out, in, ctl); and (out, in1, ..., inN); [r]pmos (out, in, ctl); [r]nmos (out, in, ctl); buf (out1, ..., outN in); xor (out, in1, ..., inn); xnor (out, in1, ..., inN); nor (out, in1, ..., inN); notif1 (out, in, ctl); bufif1 (out, in, ctl); not (out1, ..., outN in); pulldown (out); nand (out, in1, ..., inN);

[r]tranif1 (inout, inout, ctl); [r]tran (inout, inout); [r]cmos (out, in, nctl, pctl);

## σ SEQUENTIAL STATEMENTS

[r]tranif0 (inout, inout, ctl);

end if (expr) sequential\_statement case | casex | casez (expr) [else sequential\_statement] begin[: BLKID endcase forever sequential\_statement [{{expr,}: sequential\_statement}] [{sequential\_statement}] [{declaration}]]

[default: sequential\_statement]

repeat (expr) sequential\_statement

while (expr) sequential\_statement for (lvalue = expr; expr; lvalue = expr)

sequential\_statement

#(number | (expr)) sequential\_statement

@ (event [{or event}]) sequential\_statement lvalue [<]= [#(number | (expr))] expr;</pre>

lvalue [<]= [@ (event [{or event}])] expr;</pre> 

> event ::= [posedge | negedge] expr deassign lvalue; assign lvalue = expr; disable BLKID | TASKID; fork(: BLKID EVENTID; value ∷= TASKID[({expr,})]; wait (expr) sequential\_statement ID[range] | ID[expr] | {{lvalue,}} [{sequential\_statement}] [{declaration}]]

<u>ە</u> SPECIFY BLOCK

specify\_block ::= specify endspecify {specify\_statement}

# 6.1. SPECIFY BLOCK STATEMENTS

tevent ::= [posedge | negedge] terminal \$recovery(tevent, tevent, expr [, ID]); \$skew(tevent, tevent, expr [, ID]); \$width(tevent, expr, constexpr [, ID]); \$period(tevent, expr [, ID]); \$setuphold(tevent, tevent, expr, expr [, ID]); \$hold(tevent, tevent, expr [, ID]); \$setup(tevent, tevent, expr [, ID]); [if (expr)] ([posedge|negedge] terminal \*> [if (expr)] ([posedge|negedge] terminal => if (expr) ({terminal,} [+|-]\*> {terminal,}) = if (expr) (terminal [+|-]=> terminal) = path\_delay; ((terminal,) \*> {terminal,}) = path\_delay; (terminal => terminal) = path\_delay; specparam {ID = constexpr,}; path\_delay ∷= expr | (expr, expr [, expr [, expr, expr, expr]]) path\_delay; [&&& scalar\_expr] ({terminal,} [+|-]: expr)) = path\_delay; (terminal [+|-]: expr)) = path\_delay;

reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

© 1995-1998 Qualis Design Corporation. Permission to

terminal ::= ID[range] | ID[expr]

See reverse side for additional information.

<pre>\$readmemb("fname", ID [, \$readmemh("fname", ID [, *Sreadmemb(ID, startadd.</pre>	8.1. INPUT	* indicates tasks not part of the IEEE standard but mentioned in the informative appendix.	i op j +,.*,/,%,&, ,^, op i +,.,~ i op j ===, !==, op i &, !==, !==, op i &, %,  , ~, >=, ~ i op j &, %,  , ~ , ^, i op j >>, << i ? j : k {{}} {{}}	unsized constant sized constant	7.3. SIZES OF EXPRESSIONS	<pre>?: If/else II &amp; Cogical or &amp; &amp; II &amp; Cogical or &amp; Cog</pre>	creasing precedend	7.2. BINARY OPERATORS	+++ - Positive Logical - Bitwise 8, ~8 Bitwise N_~^ Bitwise	7.1. UNARY OPERATORS	expr binop expr expr ? expr primary ∷= literal   Value   FCTID({expr,})   ( expr	unop primary	7. EXPRESSIONS
<pre>[, startadd [, stopadd]]); [, startadd [, stopadd]]); id, stopadd {, string});</pre>		of the IEEE standard mative appendix.	,^~ max(L(I), L(I)) , <= 1 <, <= 1 1 (I) max(L(I), L(K)) L(I) + + L(I) I* (L(I) + + L(K)) L(I)	32 as specified	SNC	Trelse Logical or Ditwise or Bitwise xor, xnor Bitwise and Equality Equality Inequality Addition, Subtraction Multiply, Divide, Modulo			, Negative negation negation and, nand or, nor xor, xnor		expr,})   ( expr )		

8.2. OUTPUT

\$display[defbase]([fmtstr,] {expr,});

### 8.3. TIME 8.4. SIMULATION CONTROL \*\$nolog \*\$key[("fn")] \$dumpall \$dumpfile("fn") \$timeformat(unit#, prec#, "unit", minwidth) \$time defbase ::= h | b | o \$fclose(fileno); fileno = \$fopen("filename"); \$fmonitor(fileno, [fmtstr,] {expr,}); \$fdisplay[defbase] (fileno, [fmtstr,] {expr,}); \*\$reset\_value \*\$reset(0|1, expr) \*\$reset[(0)] \$dumpvars(levels {, MODID | VARID}]) \$monitoroff \*\$showvars \*\$nokey \$stop \$printtimescale((path)) \$realtime \$fstrobe(fileno, [fmtstr,] {expr,}); \$fwrite[defbase] (fileno, [fmtstr,] {expr,}); \$strobe[defbase] ([fmtstr,] {expr,}); \$write[defbase] ([fmtstr,] {expr,}); \*\$reset\_count \*\$reset(1) \$dumpflush \$dumplimit(size) \$dumpoff Sdumpon \$monitoron \*\$list[(ID)] \*\$countdrivers(net)>1 driver predicate \*\$showvars(ID) \*\$showscopes(1) \$showscopes \*\$scope(hiername) \*\$log[("fn")] \*\$input("fn") \*\$incsave("fn" \*\$save("fn") \$finish \$scale(hierid) \$stime \$monitor[defbase] ([fmtstr,] {expr,}); \*\$restart("fn") 0 1995-1998 Qualis Design Corporation All scopes at & below scope Info on specified variable # of times \$reset was used Reset with reset\_value Reset simulation to time 0 Variables to dump Flush dump file buffer Max size of dump file Scopes at current scope Set scope to hierarchy Enable input logging to file Disable output logging Set time %t display format Display time unit & precision Scale "foreign" time value Reset\_value of last \$reset Reset and run again Force a dump now Name of dump file Enable val change dumping Disable \$monitor task Enable \$monitor task Info on all variables in scope Disable input logging Enable output logging to file Restart with saved simulation Delta-save since last save Save current simulation Interrupt "now" as REAL "now" as INTEGER Disable val change dumping List source of [named] block Read commands from file 'now" as TIME l erminate

© 1995-1998 Qualis Design Corporation. reproduce and distribute strictly verbatim document in whole is hereby gra Qualis Design Corporat Elite Consulting and Training in High Phone: +1-503-670-7200 FAX: +1-50 E-mail: info@qualis.com c Web: http://www.qualis.com Web: http://www.qualis.com 1164 Packages Quich	decimal literal ::= [+ -]integer base ::= comment ::= comment block ::=	vxxx %%% %(w.d]e, %(w.d]E dis %(w.d]f, %(w.d]F dis %(w.d]f, %(w.d]G dis %(0]d, %(0]D dis %(0]b, %(0]D dis %(0]b, %(0]D dis %(0]v, %(0]T dis %(0]v, %(0]T dis %(0]m, %(0]M dis %(0]m dis	Vn. Vt. V. V.	8.5. MISCELLANEOUS \$random[(ID)] *\$getpattern(mem) A \$rtoi(expr) C \$itor(expr) Con \$realtobits(expr) Con \$bitstoreal(expr) Con
998 Qualis Design Corporation. Permission to e and distribute strictly verbatim copies of this document in whole is hereby granted. <b>Qualis Design Corporation</b> <i>sulting and Training in High-Level Design</i> <i>sulting and Training Corporation</i> <i>sulting and Training and Training Corporation</i> <i>sulting and Training Corporation</i> <i>sulting and Training Corporation</i> <i>sulting and Training Corporation</i> <i>sulting and Training and T</i>	[. integer] [E e[+ -] integer] integer ' base {hexdigit   x   z} b   o   d   h // comment newline /* comment */	character as o character so character %' display real in display real in display in deci display in deci display in ctar display net sig display net sig displ	newline. TAB. '\'. ""	ous m) Assign mem content Convert real to integer Convert integer to real Convert real to 64-bit vector Convert 64-bit vector to real

\*\$sreadmemb(ID, startadd, stopadd {, string});
\*\$sreadmemh(ID, startadd, stopadd {, string});

### Department of Electrical & Electronic Engineering Imperial College London

2<sup>nd</sup> Year Laboratory



(webpage: www.ee.ic.ac.uk/pcheung/teaching/E2\_Experiment /)

PART 2 – Counters and FSMs

### 1.0 Learning Outcomes

Part 2 of VERI teaches you:

- how to design different types of counters and timers;
- how to use the Modelsim simulator to verify the correct function of your design and the use of testbenches;
- how to predict the maximum operating clock frequency of your circuit sequential circuits;
- how to design some useful timing and counting components for later part of Experiment VERI.

### 1.1 Experiment 5: Designing a Counter

### Step 1: Create the project for an 8-bit counter

- Create in your directory a folder named part\_2.
- Click **file>New Project Wizard**, and create project **ex5** and top level file **ex5\_top**. Then click **Finish**.
- Create the Verilog file: "counter\_8.v" which contains your design in Verilog. I suggest you use convention of using "\_n" to indicate the number of bits in a module.
- Click **File > New ...** and select Verilog as the new file. An edit window will appear.

### Step 2: Enter the Verilog specification of the 8-bit binary counter

- Enter the Verilog module as shown below (next page). Although you can miss out the comments, I recommend that you to retain them because the code is deliberately verbose in order to explain the meaning of the Verilog language.
- The line `timescale 1ns / 100ps tells the system to use 1 ns as the unit time step with a time resolution of 100ps.
- Make sure that you fully understand this Verilog code before proceeding to the next step. Save the file as **counter\_8.v**. (I recommend that you use module name as the file name to avoid confusion.)


### Step 3: Enter the Verilog specification of the 8-bit binary counter

• While is opened in the Editor window, click **Project > Add Current File to** Project, then click **Project > Set as Top Level Entity**. This command tells Quartus that this module is the top-level of your design.

Normally we use ...\_top.v as the top-level module, which connects to physical pins of the FPGA. However, for this experiment, the counter module is verified through simulation. So we don't need to create pin connects. The "Set as Top Level Entity" is very useful if you want to use the simulator to verify different modules in a large design. You can move up and down the module hierarchy and verify them from the lowest level up.




- Click **Processing > Analyze Current File**. This is the fastest way to check if this .v file has any syntax error.
- Then Click **Processing > Start > Start Analysis and Synthesis**. This takes the current Verilog module (and all other modules that it uses if any), and produce a register-level model of your design ready for register-transfer level (RTL) simulation. Unlike full compilation, this step does not require pin assignment and other device specific steps, but is sufficient for you to simulate the circuit as specified in Verilog.



### Step 4: Simulate the binary counter

- Click Tools > Run Simulation Tools > RTL Simulation. This command starts up Modelsim simulator programme as a separate process. Now you have entered the Modelsim environment.
- Click Simulate > Start Simulation .... Then select work -> counter\_8 from the popup window. This tells Modelsim to simulate this module.




 Note that Modelsim provides several windowpanes. The most important is the Transcript pane – this is where you enter commands<sup>1</sup> to drive the simulator. The wave pane is where results are displayed as waveforms. You are recommended to un-dock this pane as shown below so that it is in a separate window and spans the whole width of your monitor. Finally, there is the object pane, which shows all the signals (objects) of your design.

	Model	Sim ALTERA S	TARTER EDITI
File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help			
▋■•☞■◎●↓ἔ℡電℃℃↓◎•₩點兩┃米咪 ⊡ ◙ ≰] ◎₩縲鬣┃	원 🕇 🖛 👐	] ] [ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ] [ ]	
ColumnLayout AllColumns 💌 🛛 🖏 - 🚳 - 🥵 🖆 - 🥰 🗍 I 💿 IA 🗔 🖽	🎾 🛛 🖹	, 💠 🗈 i 🗛	<u></u>
🕼 sim - Default: 🗄 🖻 🗙 📔 Transcript: 👬 🗶	🔷 Objects 💷		
TInstance Design unit Desi //modelsim.ini to modelsim.ini	▼ Name	Value	Kind Mode
counter_8 counter_8 Modi # Modifying modelsim.ini	🔶 BIT_SZ	0000008	Para Internal
- #INITIAL#24 counter_8 Proc # ** Warning: Copied C:\altera\13.1\modelsim_ase	👍 dock		Net In
ALWAYS#28 counter_8 Proc \win32aloem//modelsim.ini to modelsim.ini.	👍 enable		Net In
😤 #vsim_capacity# Capz	🖃 🐟 count		Pack Out
<pre># vlog -vlog01compat -work work +incdir+Y:/ My\</pre>			
Documents/EE2\ Digital\ -\ New\ Experiment/VERI/			
part_2/ex5 {Y:/_My Documents/EE2 Digital - New E			
<pre>xperiment/VERI/part_2/ex5/counter_8.v}</pre>			
# Model Technology ModelSim ALTERA vlog 10.1d Co			
mpiler 2012.11 Nov 2 2012			
# Compiling module counter_8			
# Top level modules:			
# counter 8			
+ -			
ModelSim> vsim work.counter_8			

 $<sup>^1</sup>$  Modelsim uses a scripting language known as **Tcl** to control how it is driven. You only need to learn Tcl if you want to do advance stuff with Modelsim for your personal interest.

### Step 5: Add waveforms to the Wave window and drive signals

 In the transcript window, enter two commands: "add wave clock enable" and "add wave –hexadecimal count". This will add these signals as waveforms in the wave pane and show count values as hexadecimal.



- Now we want to drive **clock** with a 50MHz symmetrical signal. To do this, enter:
- Enter: "force enable 1" to enable the counter.
- Enter: "run 100ns" to run the simulator for 5 clock cycles (5 x 20ns = 100ns).
- You will see the waveform pane showing the counter counting from 0 to 5. Now force enable low and run for another 100ns. Then high again and run for 100ns.

	Zoom in/o	out	Zoom to	o fit	Zoom at	cursor								
III Wave - Default IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		<ul> <li>A ₽</li> <li>▲ ₽</li></ul>			■ ⇒   II > †   1		¥ 🕺 🤹	<u>n</u> 0	>					
/counter_B/clock     /counter_B/count     /counter_B/count	1 1 06	60 )01	)02	)03 )04	<u>)</u> (05					)06	)07	)08	e0(	<u>у</u> ра
Arr State Now	300 ns	) ns	50	liiil Ons	100	) ns	150 ns		200			250 ns		300
🔓 🖉 😑 Cursor 1	218.7 ns									218.	7 ns			

• Click on the waveform put a cursor at a specific time for inspecting the signal values. The icons above the waveforms (as labeled) allow you to zoom in and out of the waveform. Try this yourself.

### Step 6: Create a Testbench as a DO-file

- Interactively specifying the driving signals is very tedious and prone to error. Therefore the preferred method is to create a "do" file which is a text file containing a sequence of commands (as you have previously entered in the transcript window).
- Click File > new > source and select new "do" file. Then enter the command lines as shown on the right. Then save this as "tb\_counter.do".

🔨 ment/V	/ERI/part_2/ex5/simulation/modelsim/tb_counter.do - Default %
Ln#	- No
1	add wave clock enable
2	add wave -hexadecimal count
3	force clock 0 0, 1 10ns -repeat 20ns
4	force enable 1
5	run 100ns
6	force enable 0
7	run 100ns
8	force enable 1
9	run 1000ns
10	

- Delete all signals from the wave window, and enter command vsim> restart vsim > do ./tb\_counter.do
- This should provide exactly the same waveform results as in step 5. However, the .do file can be reused and modified far easier than typing them into the transcript window. It acts as a simple form of a **test-harness** (or **testbench**) for your design. Generally speaking, you must produce testbenches for all your designs instead of using interactive means to test your circuit. Not only because this saves time, it also allows you to change the code and verify its correctness in the same way for each version of your design.

### Step 7: Single stepping

- Modelsim is very powerful. You can use it to debug your Verilog design almost like software. However, do remember that we are dealing with a hardware description that operates in parallel. In contrast, software codes are generally procedural and operate sequentially.
- Modelsim has many useful features to help you debug your design. Details of all the commands can be found in the Modelsim Reference Manual. This is easily available under Help > PDF Documentations > Reference Manual. Beware that this manual is very thick! DO NOT print this out.


### 2.0 Experiment 6: Implementing a 16-bit counter on DE1

In this part of the experiment, you will test your counter design on the DE1 board. You will also learn how to find the maximum clock frequency that your design will work correctly.

**Step 1:** Create a new project ex6, and copy to this directly your files **counter\_8.v**. Modify **counter\_8.v** to **counter\_16.v** and make it a 16-bit counter. Furthermore, add a reset input to reset the count value to zero synchronously to the clock. Download from the experiment webpage the component bin2bcd\_16.v, a module I have designed to convert a 16-bit binary number to 5 BCD digits. You will also need the add3\_ge5.v module. Put these module in the ../mylib folder, which should also contained the hex\_to\_7seg.v you designed in Part 1.

**Step 2:** Create a top-level module ex6\_top.v in Verilog to specify the circuit shown below. Make sure that you have added all the relevant Verilog modules to the project using **Project** 

> Add/Remove Files in Project: counter\_16.v, ex6\_top.v and finally add hex\_to\_7seg.v, add3\_ge5.v and bin2bcd\_16.v from your library folder ../mylib/. Go to the ex6\_top.v window and set this file as your top-level module.



**Step 3:** Use **Processing > Analyze Current File** check your newly create Verilog files. This is the quickest way to find the basic syntax errors in your Verilog code. Once all the simple errors are fixed, use **Processing > Start Analysis and Elaboration** to perform fuller check of the "**ex6\_top.v**" to make sure that files are consistent and correct. There is no need to simulate this circuit.

**Step 4:** Selecting the FPGA Device – Click Assignments > Device.... and select the correct Cyclone V FPGA: 5CSEMA5F31C6.

**Step 5:** Pin Assignment – Open the ex6\_top.qsf file. Examine its content. You will find that no pins are being assigned yet. Insert into this file all the pin assignments. The easiest way to do this is click on: Edit > Insert file .. then select ../pin\_assignment.txt (you should have downloaded this file from the Experiment webpage). Note that you are currently not using all the pins assigned in the pin\_assignment.txt file. Don't worry. This will only produce a few more warning messages. Full compilation can still go ahead without errors.


**Step 6:** Set clock frequency – Create a new file "ex6\_top.sdc"<sup>2</sup> which should contain one single line:

create\_clock -name "CLOCK\_50" -period 20.000ns [get\_ports {CLOCK\_50}]

With this, Quartus will know that the signal CLOCK\_50 is a 50 MHz clock.

**Step 7: Full Compilation** – Click: **Processing > Start Compilation**. This will go through the entire compilation process. Examine the Tasks window on the left and see all the steps being taken in order to generate the final bit-stream.

**Step 8: Maximum clock frequency** – As part of the compilation process, **TimeQuest** timing analyzer is used to predict various timing information. In the "Compilation Report" window, you should see a list of reports resulting from the compilation. Double-click **TimeQuest Timing Analyzer** entry, and you should see a list similar to the one



<sup>&</sup>lt;sup>2</sup> Synopsis Delay Constraint (.sdc) files are standard formatted files introduced by Synopsis, a wellknown company specializing on IC design CAD tools. With this, a designer can specify various timing constraints for the CAD tools the check against. Here we are only using this to define clock frequency.

shown here. Clicking on various entries under this will show the various timing specifications. Answer the following questions:

What are the predicted maximum frequencies for this circuit under the highest and lowest temperatures? What are the other interesting timing data that you can discover with these reports? Why is the TimeQuest entry red, indicating that there may be a problem?


**Step 9:** Test your design on DE1 – program the DE1 and check that your design works.

**Step 10:** Examine the amount of FPGA resources being used by this 16-bit counter. Explain the results.

### Test-yourself Task (compulsory) – Cascade counter

You are now required to create something yourself. In the previous exercise, the 16-bit counter is counting a 20MHz clock. This is much too fast for us to see the counter changing. This part of the experiment requires you use the counter to count the number of millisecond elapsed. You would need to do this by having two counters cascaded (i.e. connected in series) with each other. The overall block diagram is shown below.

The divide-by-50000 circuit generates a 1 cycle high pulse every 50,000 clock cycles. Therefore the output signal tick provides one enable pulse every millisecond. (See notes.)



Modify your circuit to implement this and test the new circuit on the DE1 board.

### 3.0 Experiment 7: Linear Feedback Shift Register (LFSR) and PRBS

You encountered a 4-bit LFSR in Lecture 5 slide 17, which implements the primitive polynomial:  $1 + X^3 + X^4$ . You are now required to implement a 7-bit LFSR implementing the polynomial:  $1 + X + X^7$ . Assuming that you initialize the shift register to 7'd1, work out manually the first 10 sequence values of the output sequence. (The output sequence should be 127 long without repetition, is known as a **pseudo-random binary sequence** or **PRBS**.)

Connect the shift register clock to KEY[3] and use the momentary key to cycle through the first ten values of the PRBS. The random output should be displayed as two hexadecimal digits.

**Checkpoint**: You should get to this point by the end of the second week.


### 4.0 Experiment 8 (Optional challenge): Starting line delay circuit

The next two experiments are optional. They are designed to provide a challenge to those who finish early, or for those who want to learn more about digital design, Verilog and FPGAs. The two experiments are linked – what you designed in Experiment 8 will be used in Experiment 9.

The goal here is to design a Formula 1 style of race starting lights. The specification of your circuit is:

- The circuit is triggered (or started) by pressing KEY[3] (don't forget KEY[3] is low active);
- 2. The 10 LEDs (below the 7-segment displays) will then start lighting up from left to right at 0.5 second interval, until all LEDs are ON;
- 3. The circuit then waits for a random period of time between 0.25 and 16 seconds before all LEDs turn OFF;
- 4. You should also display the random delay period in milliseconds on five 7-segment displays.

In order to assist you in designing this circuit without spending too much time, the following overall block diagram of the circuit is provided. You should also download the solution bit-stream for this experiment from the experiment webpage (**ex8sol.sof**) and try it out before attempt it yourself.



In the above diagram, all signals on the left of the block are inputs and the signals on the right are outputs.

The two clock divider circuits provide clock ticks once every 1ms and 0.5sec respectively. Each clock tick should be a positive pulse lasting one period of **CLOCK\_50** (i.e. 20ns). The system then use the **tick\_ms** signal as the clock of the remaining circuit.

The **LFSR** module produces a pseudo-random binary sequence (**PRBS**), which is used to determine the random delay required. The **enable** signal to the **LFSR** allows this to cycle through a number of clock cycles before it is stopped at a random value.

The **delay** module is triggered after all 10 LEDs are lid, and then provides a delay of **N** clock cycles (at 1ms period) before asserting the **time\_out** signal (for 1ms).

The delay value N is fed to the binary to BCD converter, which then drives the 7-segment displays.

There are several design decisions to be made:

- 1. How many bits LFSR is required?
- 2. How many bits should you use in the delay module?

The FSM module is the key module to the entire system. You must decide what are the states that are required, draw the state diagram and then map that to Verilog.

### 5.0 Experiment 9 (Optional challenge): A Reaction Meter

Extend your circuit in Experiment 8 by adding a reaction counter. This should count the time between all the LEDs turning OFF and you pressing **KEY[0]**. The reaction time, instead of the random delay, should be displayed on the 7-segment displays in milliseconds.

### Department of Electrical & Electronic Engineering

Imperial College London

2<sup>nd</sup> Year Laboratory



### **Experiment VERI: FPGA Design with Verilog (Part 3)**

### PART 3 – Analogue I/O and SPI serial Interface

### **1.0** The Add-on Card


This part of the experiment introduces you to the add-on card to the DE1 board. The add-on card consists of a 10-bit ADC and a 10-bit DAC, a quad op-amp, sockets for earphone (analogue output) and sound source (analogue input), and a potentiometer. The overall block diagram of the add-on card is shown below. It should be plugged into the expansion socket furthest away from the edge of the DE1 board. Beware of the alignment between the plug and the socket. If the add-on board is inserted correctly, the green LED will light up when the DE1 board is turned ON.

You do not need to understand all the circuitry on this board in details. Nevertheless, the schematic diagram and a detail explanation on how this board works, together with all the datasheets of the components used, are provided on the Experiment webpage.

For this part of the experiment, you would need to bring your personal earphone, and from the Lab, get a 3.5mm lead and a digital voltmeter.

By the end of this part of the experiment, you will have:

- Understood and verified the operation of the Serial-to-Parallel Interface (SPI) of the digital-to-analogue converter (DAC) MCP4911 using Modelsim;
- Tested the DAC and measured its output voltage range;
- Learned how to use a ROM (read-only memory) and a constant coefficient multiplier;
- Use the analogue-to-digital converter (ADC) MCP3002 to convert dc voltages;
- (Finally), designed a sinewave tone generator with variable frequency which is controlled with the slide switches, and the frequency value showed on the 7-segment displays in decimal format.




### 2.0 Experiment 10: Interface with the MCP4911 Digital-to-Analogue Converter

**Step 1: Understanding Datasheet** - Go to the <u>Experiment website</u> and download the datasheet for the MCP4911 DAC and the file **spi2dac.v**, which is a Verilog module that implements the SPI interface circuit to communicate with the DAC. Make sure that you understand from reading the datasheet:

- the purpose of each pin on the DAC (Section 3.0, page 17 of datasheet);
- how information is sent to the DAC through the serial data input (SDI) pin (Section 5.0, page 23-24);
- how to configure the DAC's internal function (page 25);
- DAC's timing specifications and timing diagram (pages 4 and 7).

There is no need for you to know how exactly the DAC works internally. However, you need to have sufficient appreciation of the serial interface in order to conduct this part of the experiment. Furthermore, don't worry if you don't fully understand the Verilog code in **spi2dac.v**. This will be explained in a Lecture.

**Step 2: Timing diagram** – The **spi2dac** module takes a 10-bit number in parallel (controlled through the load signal which must be high for at least 20ns) and generates the necessary serial signals to drive the MCP4911 DAC. Based on the information from the Datasheet, draw in your logbook the expected timing diagram of the SPI interface signals when a word 10'h23b is sent to the DAC.




### Step 3: Verify timing of spi2dac.v using Modelsim – The steps are:

- 1. Create a project ex10 and a top-level module ex10\_top.v
- 2. Copy to the directory ex10 the file spi2dac.v downloaded from the webpage
- 3. Make this file top-level module (for now)
- 4. Click: ... > Process > Start > Analyze and Synthesise
- 5. Start Modelsim (Tools > Run Simulation Tools > RTL Simulation)
- 6. Design a **do-file** as a testbench to exercise the input signals correctly
- 7. Run the do-file and match the waveform generated with your prediction

### Step 4: Testing the DAC on DE1

In order to test the **spi2dac.v** module and verify that DAC works properly, create the toplevel design **ex10\_top.v** that implements the circuit shown in the following diagram.



The **data\_in** value determined by the 10 switches (**SW[9:0]**) is loaded to the **spi2dac** module at a rate of 10k samples per second as governed by the **load** signal. The steps for this part are:

- 1. Download from the experiment website the file **spi2dac.v**.
- 2. Check that the **clktick\_16.v** module that you used last week is in the **"mylib"** folder.
- 3. Create a top-level module **ex10\_top**.v to connect all modules together as shown in the diagram.
- 4. Click: **Project > Add/Remove Files in Project** ..., and select all the relevant files used here. This step is important it allows you to select which modules to include in your design.
- 5. When **ex1\_\_top**.v is the current file, click: **Project > Set as Top-Level Entity**. This is another useful step, which defines the top module, and all those module below this one, for compilation. With steps 4 and 5, you can move up or down the design hierarchy in a project for compilation.
- 6. Edit the ex10\_top.qsf file to include pin\_assignment.txt.
- 7. Compile and correct errors as necessary.

Once the design is compiled without error, download the bit-stream file to the DE1 board. Using the DVM feature of the scope, measure the DAC output voltage at TP9 for SW[9:0] = 0 and 10'h3ff. (The voltage range of the DAC output should be from 0V to 3.3V.)


### Step 5: Verify the signals on an oscilloscope

Confirm that the signals produced by the FPGA with the **spi2dac.v** module agree with those from Modelsim. Set SW[9:0] to 10'h23b and measure DAC\_SCK (TP3) and DAC\_SDI (TP1) using an oscilloscope. You may need to trigger the scope externally with the DAC\_CS signal (TP2). Compare the waveforms to those predicted by Modelsim.

### 3.0 Experiment 11: D-to-A conversion using pulse-width modulation

Instead of using a DAC chip (and SPI serial interface to communicate with the chip), an alternative method to produce an analogue output from a digital number is to use pulse-width modulation (PWM). The Verilog code for a **pwm.v** module is given to you in Lecture 9 slide 15.

Create a design **ex11\_top.v** according to the circuit shown below. Use the scope to examine the signals at TP5 and TP8. Compare the output voltage ranges at TP8 and TP9.




### 4.0 Experiment 12: Designing and testing a sinewave table in ROM

This part of the experiment leads you through the design of a 1K x 10 bit ROM, which stores a table of sine values suitable to drive our DAC. The relationship between the content of the ROM D[9:0] and its address A[9:0] is:

D[9:0] = int(511\*sin(A[9:0]\*2\*pi/1024)+512) for  $1023 \ge A[9:0] \ge 0$ 

Since the DAC accepts an input range of 0 to 1023, we must add an offset of 512 in this equation. (This number representation is know as **off-set binary** code.)

Before generating the ROM in Quartus using the "**Memory Compiler**" tool, we need to first create a text file specifying the contents of the ROM. This can be done in different ways. Included on the <u>Experiment webpage</u> are: 1) a Python script




**Click Tools > IP Catalog** to bring up a tool which helps to create a 1-Port ROM. A catalog window will pop up. Select from the window **>Library >Basic Functions > Onchip Memory > ROM 1-Port.** Complete the on-screen form to create **ROM.v**.

To verify the ROM, create the design **ex12\_top**.v, that uses the switches **SW[9:0]** to specify the address to the ROM, and display the contents stored at the specified location on the four 7-segment display. Once this is done and loaded onto the DE1, verify that the contents stored in the ROM matches those specified in the **rom\_data.mif** file.


### 5.0 Experiment 13: A fixed frequency sinewave generator

Let us now replace the slide switches with a 10-bit binary counter and connect the ROM data output to **spi2dac** and **pwm** modules as shown in the figure below. Since the ROM contains one cycle of sinewave and the address to the ROM is incremented every cycle of the 10kHz clock, a perfect sinewave is produced at the left and right outputs of the 3.5mm jack socket.



Implement this circuit and verify that the signals produced by both the DAC and the PWM are as expected. What is the frequency of the sinewave?






### 6.0 Experiment 14 (optional challenge): A variable sinewave generator

Combine everything together to produce a design **ex14\_top.v**, which produces a variable frequency sinewave using table-lookup method. The sampling frequency is 10kHz, and the sine value is read from the ROM that is preloaded with one-cycle of a sinewave (i.e. the address of the ROM is the phase and the content is the sine value). On every sample period, advance the address (i.e. the phase) by an amount determined by SW[9:0]. Derive the relationship between the output signal frequency and the switch setting.

The overall block diagram is shown below. The switch setting is multiplied by a constant k to convert the phase increment SW[9:0] to frequency.

You can produce a 10-bit x 14-bit constant coefficient multiplier using the IP catalog tool. The 14-bit constant is 14'h2710 (which is 14'd10000). The product is a 24-bit number, and the frequency is the top 14-bits (Why?). The frequency can then be displayed on the 7-segment displays.

Produce a 439Hz sinewave, which is close to 440Hz, the frequency commonly found in tuning forks. Make sure that this is indeed correct (through listening or measuring with a frequency counter).



### 7. Experiment 15 (Optional Challenge): Using the A-to-D converter

In this experiment, you will learn to use A-to-D converter MCP3002 on the add-on board to convert analogue voltages to digital signals. Again, download from the webpage the **spi2adc.v** module, which is already written for you to use.

Instead of using the slide switches to control the frequency, use the A-to-D converter to convert the dc voltage of the potentiometer (which is between 0v and 3.3v) and use this converter value instead.

To help you know what you should aim for, the solutions for **ex14sol.sof** and **ex15sol.sof** are available to download.

### Department of Electrical & Electronic Engineering

Imperial College London

2<sup>nd</sup> Year Laboratory



### **Experiment: FPGA Design with Verilog (Part 4)**

### PART 4 – Real-time Audio Signal Processing

### 1.0 Putting everything together

In this part of the experiment, you will learn to combine the ADC with the DAC on the Addon card, and use the DE1 to perform some simple audio processing.

The goal of the final week's laboratory session is to implement a **speech echo effect synthesizer**. You need to bring your earphone to the lab in order to listen to the audio output.

### 2.0 Experiment 16: An audio in-and-out (all pass) loop

Download from the <u>Experiment webpage</u> the file ex16\_proto.zip, which contains the prototype folder for this experiment.


Module	Function
ex16_top.v	Top-level design; interface to pins
spi2dac.v	SPI interface circuit to DAC from Part 3
spi2adc.v	SPI interface circuit to ADC
pwm.v	Pulse-width modulation DAC from Part 3
clktick_16.v	Clock divider to generate sampling clock ticks at 10kHz from Part 2
pulse_gen.v	Generate a one-cycle pulse on rising edge of a trigger signal (new)
hex_to_7seg.v	Hex to 7-segment decoder from Part 1
allpass.v	"processor" module – this performs processing, which is passing input to output for now.

• Examine the contents within this folder. You should find the following Verilog files:

- Study **ex16\_top.v**. This specifies a system as shown in the following diagram (the part inside the Cyclone V). Make sure you understand how this works.
- Note how the **spi2adc.v** module is used. Explicitly associating the signal names INSIDE the module to OUTSIDE allow connections to be defined independent of the order. This is a more verbose but is much safer way in making connects to modules.


spi2adc SPI\_ADC (
 .sysclk (CLOCK\_50),
 .channel (1'b1),
 .start (tick\_10k),
 .data\_from\_adc (data\_in),
 .data\_valid (data\_valid),
 .sdata\_to\_adc (ADC\_SDI),
 .adc\_cs (ADC\_SCK),
 .sdata\_from\_adc (ADC\_SD0));

- The ADC has two analogue input channels: CH0 and CH1. They connected to the potentiometer and to the 3.5mm socket respectively. We always use CH1 for **ex16**.
- Now examine the module allpass.v. The name of this module is "processor" and is different from the name of the Verilog file. There is no need to use the same name except that normally it is more convenient to do so. However, in this case, we have deliberately used the filename "allpass" to describe its function, while using a more universal name for the module. You can choose "allpass.v" as the source of the module "processor" now. Later, you can have a different Verilog file to define a



different "processor". Which version of "processor" you use in your design is specified in Project > Add/Remove File in Project.

- Make sure that you understand fully what the Verilog file "allpass.v" does. It actually does very little. It:
  - Corrects the ADC converter data (which uses offset binary with 0V represented by a value of ~385), but subtracting the offset from data\_out[9:0] to obtain a 2's complement value x[9:0].
  - 2. Connects X to Y, i.e. does nothing and hence "allpass".
  - 3. Converts the Y value from 2's complement to offset binary for the DAC. The offset now is at 512 as shown below.
- Build your design for testing on the DE1 Board. To do this, you should:
  - Open each .v file, and use Processing > Analyze Current File on each of the Verilog file to ensure that there is not syntax error.
  - Use Project > Add/Remove File in Project to include all the .v files you need. Here we select allpass.v to supply the "processor" module. In the future, you could substitute allpass.v with another file for a different processor.
  - While ex16\_top.v is the current file in the editor window, use Project > Set as Toplevel Entity to define top is the top-level



module.

- 4. Use **Project > Start > Analysis and Synthesize** ... to check for errors and warnings without compiling everything.
- 5. Check that Device, Pin and **TimeQuest** clock period are all assigned correctly.
- Compile the whole design and download the bit-stream file "ex16\_top.sof" to DE1.
- 7. Test that it is working properly. You can use the PC to play some music or speech files (downloadable from Experiment webpage), and use an earphone to listen to the DAC output. When no signal is sent to the DE1 board, the display should show a hex value of 181 to 188.


When you get to this part, the experiment framework is shown to be working. It takes audio samples at 10kHz from the ADC, passes it through a processor module and output the processed sample to the DAC.

### Test yourself


Now create a new Verilog file **mult4.v** which is a processor module (i.e. module name is still "processor"), that amplifies the input by a factor of four. Test that this is working (i.e. the signal to the earphone should be louder or distorted).

### 3.0 Experiment 17: Echo Synthesizer with fixed delay


In this part of the experiment, you will design, implement and test a circuit that simulates the effect of simple echo. The diagram below shows two components of a sound source reaching its listener: the direct path signal x(t) and the echo signal  $\beta x(t-T)$  which is a weaker version of x(t) attenuated by a factor  $\beta$ , bounced off the floor. The echo signal is also delayed by T relative to the direct-path signal x(t).



Such simple echo can be implemented as signal flow graph as shown below. This involves three components: a delay block that delays x(t) by K sample periods; a gain block which multiplies the delayed signal by the factor  $\beta$ ; and the adder.



The delay block can be implemented with a first-in-first-out (FIFO) buffer. A FIFO is found in all forms of digital systems. The rule is simple: receiving data are stored in sequence in such a way that they can be retrieved in the order that they arrive. When a new data item arrives and the FIFO is not full, it is written to the FIFO. As a stored data item is retrieved, it is removed from the FIFO. This allows the send and retrieve rates to be different in the short term.



If the send rate is higher than retrieve rate, eventually the buffer will get full. If the buffer is full, it should not receive any more data (otherwise existing store data would be corrupted). A "full" status signal is asserted to tell the sender not send any more data. Similarly if the buffer is empty, it cannot provide any data for retrieval. An "empty" status signal is used to indicate that the FIFO has no more data to provide.

Create a new project using the files from Experiment 16 as your prototype. With IP Catalog tool, generate a FIFO component of size 8192 x 10-bit as shown here. You only need to provide only the "full" status signal. This FIFO is used to store the most recent 8192 samples, hence providing a delay of 0.8192msec since the sampling frequency is 10KHz. Before the echo simulation circuit starts to provide the echo, the FIFO must first be completely filled (i.e. wait until the "full" signal is asserted). Thereafter, the writing of the ADC sample and DAC sample is synchronous, and the FIFO remains full. The read data is always the write data delayed by 8192 sample period.


The attenuation factor  $\beta$  should be ½ or ¼, which can easily be implemented with a simply binary shift.

### Deliverable

Implement the simple echo simulator and test that it works. For the purpose of test, download three different sound files: clapping.mp3, hello.mp3 and hitchhiker.mp3, and play them on the PC or phone in a loop. Use your earphone to listen to the effect of the echo synthesizer.


### 4.0 Experiment 18: Multiple echoes

The design in Experiment 17 produces a single echo. The signal flow graph only has feedforward paths. Multiple echoes can be produce with a slight modification of the signal flow graph to the one shown below.



The delay block now stores the output sample y(t) instead of the input sample x(t). The attenuated and delayed y(t) is SUBTRACTED from x(t) to produce the next output. (Why must this be a subtract and not an add?)

Provide a design to implement this architecture and test it.




### 5.0 Experiment 19 (Optional challenge): Echo Synthesizer with Variable delay

In this experiment, you will design, implement and test a system with variable delay. A bitstream (echo.sof) that implements a solution can be downloaded from the Experiment webpage. You also need to download the three MP3 test files. Connect the audio input to the speaker of the PC and play the audio files in a loop. Program DE1 with echo.sof and listen to the output with your earphone. Change the delay of the echo with SW[8:0]. The amount of delay in millisecond is displayed on the 7-segment displays as a decimal number.

The design of this experiment is shown in the block diagram below. It consists of a number of modules:

- RAM Delay Bock In place of the FIFO to implement the delay block, it uses a 2-port RAM block (8192 x 9-bit) one write port (to store the ADC samples) and one read port.
- Address Generator A 13-bit counter is used to generate the read address to the RAM. (Why 13-bits?) The counter value is incremented on the negative edge of the data\_valid signal at a frequency of 10KHz. In this way, the address generator computes the address used on the next read and write cycle. The write address is generated from the read address by adding the value taken from SW[8:0]. Since the address is 13-bits wide, the 9-bit delay value is zero-padded in its lower 4 bits. Therefore, the delay between the read and write samples is: SW[8:0] x 16 x 0.1 msec.
- The read and write enable signals are common, and it is generated from the data\_valid signal with the pulse\_gen module.
- The write data value y[9:1] is 9-bit instead of 10-bit wide. This is because the embedded memory in the Cyclone III FPGA is configurable as 9-bit in data width, but not 10-bit. Therefore the output data value is truncated to 9-bit before storing in the delay block.
- The read data value is of course also 9-bit wide. Therefore the x0.5 can easily be implemented by sign-extending the 9-bit value to 10-bit: {q[8],q[8:0]}.
- The implementation of the feedback loop to generate the echo effect is identical to that from the previous experiment.
- To display the delay value in milliseconds, the value of SW[8:0] is first multiplied by 1638 (why) with a constant multiplier. This gives a 20-bit product, the most significant 10-bits of which is the delay in milliseconds. (Why?) This is then converted from binary to BCD and decoded for display on the 7-segment displays.




6.0 Experiment 20: Voice Corruptor (Not part of this Lab)


This part of the experiment is outside the scope of the experiment. It is designed to provide you with an open problem so that you can explore designing digital systems and implementing digital circuits using the DE1 and the add-on card at your own leisure. You need to check out a set of kits to take home from stores. For example, you might want to try this out over the Christmas break.

You are now equipped with all the tools and knowledge to design a reasonably complex audio processing system. The idea here is to design something that will take a human speech signal and then "corrupt" in a way that the identity of the speaker is masked while the speech remain intelligible.

One way to do this is to change the pitch of the speaker (e.g. make it sounds like Donald Duck). There are many ways to perform pitch change of speech. One method, which is linked to the previous experiments, is to employ a technique based on cross fading (i.e. combining) of two separately delayed version of the speech signal. The technique is depicted in the block diagram below.



The sound source is delayed through two separate blocks, providing KA and KB sample delays, which vary with time. The delayed signals are then attenuated by GA and GB, and combined with the adder. In order to minimize the artifacts and discontinuities in the output signal and to maintain a constant volume, the gain values GA and GB are designed to cross fade with each other – i.e. when one is ramping up (from 0 to 1), the other is ramping down. A plot of the four parameters, KA, KB, GA and GB, vs time is shown below.



There are four regions.

- Region A (t1 to t2) Only channel A is contributing to the output. The delay KA is gradually decreasing linearly from 25.5ms to 12.7ms (255 to 127 x 100μs). The gain GA is constant at 1.
- 2. Region AB (t2 to t3) Both channels contribute to the output with A decreasing and B increasing their respective contributions. The two channels are cross faded before GA drops from 1 to 0 while GB increases in the other direction.
- 3. Region B (t3 to t4) This is similar to Region A, but the behavior applies to channel B instead of channel A.
- 4. Regions BA (t4 to t5) Similar to Region AB, but the two channels are reversed.

The pattern repeats itself indefinitely. Note that the "don't care" portion of KA and KB is due to the fact that during this period, the gain GA or GB is zero.

Hints:

- Initially, try the delay ramping gradient of 0.5, i.e. the delay is dropped by k over time 2\*k.
- You can use a 9-bit down counter to define both the delay KA and the four regions.
- You can derive all other values: KB, GA and GB, from the counter values.
- You can design a four state synchronous state machine to control the corruptor circuit.
- Instead of delay varying ramping high to 0, you can reverse the direction of the ramping. Alternative you can design the delay to vary up and then down.
- In addition to pitch changes, you may explore other audio effects.

### Experiment VERI 2017-18 Student Pairing

	MONDAY (Peter)			TUESDAY (Ed)	
Ax03-01	Elia,S. (Styliana)	Hu,J. (Jingming)	Bx03-01	Gaitonde, A.A. (Anuja)	Lam,Y.K. (Yau)
Ax03-02	Barelkowska, M. (Maria)	Menon,P. (Prithvi)	Bx03-02	Spillett,O.B. (Oliver)	Umeigbo,K.K. (Kosidinna)
Ax03-03	Thirumalaikumar,S.N.	Grivas, D. (Dimitrios-Filippos)	Bx03-03	Brega Monteiro, P. (Pedro)	Barmpas, K. (Konstantinos)
Ax03-04	Graham, D. (Dayan)	Varga,D.K. (Daniel)	Bx03-04	Jennings,J.L. (Joshua)	Andriopoulou,L. (Lydia)
Ax03-05	Hanassab,S. (Simon)	Zhelyabovskiy, S. (Sergey)	Bx03-05	Venkat,V. (Vaikkun)	Tarasova, K. (Kateryna)
Ax03-06	Reza,R.L. (Rayid)	Yu,K.K. (Kevin)	Bx03-06	Woodward, N.R. (Niall)	Sun,K. (Kaiyue)
Ax03-07	Wan,C.S. (Chak)	Yeow,E.K.J. (En)	Bx03-07	Gaunt,W.J. (Wesley)	Wang,Y. (Yuwei)
Ax03-08	Benarroch, E. (Ethan)	Si,Z.W. (Zhi)	Bx03-08	Manjunatha,R. (Rishabh)	Feng,X. (Xueyue)
Ax03-09	Vukmirovic,S. (Stevan)	Low,Y.H. (Yee)	Bx03-09	Sharma, A. (Archit)	Zhou,X. (Xin)
Ax03-10	Brito Rodriguez,G. (Gustavo)	Xu,X. (Xinyuan)	Bx03-10	Prescott, A.T. (Alexander)	Moniatis, D. (Dimitris)
Ax03-11	Vicente Correia, F.	Liang,L. (Libang)	Bx03-11	Malik, M.A. (Muhammad)	Wang,L. (Wilson)
Ax03-12	Zhu,N. (Ninghui)	Shen,Z. (Zhenyi)	Ix03-01	van der Schoot,W. (Willem)	*** NO PARTNER ***
Ax03-13	Hallam, R.C. (Rebecca)	Edun,M. (Mobolurin)	Ix03-02	Surana, M. (Mayank)	Sarjanovic, M. (Mateo)
Ax03-14	Baba, Y. (Yasmin)	Siddiqui,S.M. (Saad)	Ix03-03	Pickup,E.D.A. (Edward)	Pietreanu, A. (Andrei)
Ax03-15	Stables, E.P. (Edward)	Yadav,A. (Anirudh)	Ix03-04	Mulville,E. (Enda)	Vijayaraghavan, S. (Suparnan)
Ax03-16	Jarisch, A.R. (Alexander)	Krishnamra,S. (Subhakrish)	lx03-05	Tang,T.H. (Tze)	Chia, P.J. (Patrick John)
Ax03-17	Lam,K. (Kevin)	Muhammad Naim, N.A.B.	Ix03-06	Ankers, H.A. (Harrison)	Balasubramanian, A.
Ax03-18	Scholz, C.F. (Constantin)	Elmani,T. (Tamara)	Ix03-07	Kalanathan,P. (Prasana)	Al-Aqqad,Z. (Zed)
Ax03-19	Ushchapovskyy, D. (Dmytro)	Fang,Y. (Yin)	Ix03-08	Mayoh,T.J. (Timothy)	Xu,J.D. (Jiang)
Ax03-20	Pisigan, C.A.R. (Carlo)	Huang,Z. (Zengrui)	Ix03-09	Verma,T. (Tanay)	Fu,Z. (Zhendong)
Ax03-21	Perumalla,A. (Arjun)	Huang,G. (Guilin)	Ix03-10	Rallis, V.G. (Vasilios)	Chan,C. (Calvin)

	THURSDAY (Mike)			FRIDAY (Ed)	
Ay03-01	Hu,F. (Fangfang)	Gasim,G. (Gasim)	By03-01	Yusuf,A. (Ayub)	Zhang, H. (Haojun)
Ay03-02	Biet, C.M.A. (Clementine)	*** NO PARTNER ***	By03-02	Pollard,J.D. (James)	Guan,G. (Guowei)
Ay03-03	Alix-Brown,L.F. (Loic)	Udvardi, P. (Peter)	By03-03	Poskitt,T.J. (Thomas)	Bialas, T.J. (Tomasz)
Ay03-04	Berry,R. (Rahul)	Gee,M. (Mark)	By03-04	Biggs,B. (Benjamin)	D'Olne,E. (Emilie)
Ay03-05	Paul,P. (Pranav)	Dimoska,S. (Sofija)	By03-05	Wong,J.M. (Jonathan)	Ng,Y.S. (Yi)
Ay03-06	Gardner, J.O. (Joseph)	Chakravorty, A. (Alorika)	By03-06	Tangri,R.K. (Rohan)	Varfolomeev, V. (Vadim)
Ay03-07	Muttawa,O. (Omar)	Kong,P.J.R. (Pil)	By03-07	Thompson, J. (Jamie-Lee)	Chan,S.C.S. (Siu)
Ay03-08	Pong,Z.K. (Zhi)	Ooi,L.J. (Li)	By03-08	Nevett - Farman,B.I.	Chan, J.R.Z. (Joshua)
Ay03-09	Frieling, J. (Jonas)	Wong,L.J. (Liang)	By03-09	van Oordt,B. (Bonne)	Iriawan,H. (Harvin)
Ay03-10	Terranova, G. (Giuseppe)	Song,Y. (Yi)	By03-10	Soechit,A. (Adhir)	Jang,S.H. (Sung)
Ay03-11	Raich Condeminas, J. (Javier)	Deng,H. (Husheng)	By03-11	Garcia Matachana,A.	Zhang, Y. (Yaohua)
Ay03-12	Lau,F.Y.G. (Fai)	Zou,Y. (Yiwen)	ly03-01	Hossain, M. (Mehedi)	*** NO PARTNER ***
Ay03-13	Ramage,G. (Georgina)	Li,Z. (Zheyuan)	ly03-02	Lawrence, M.K. (Michael)	Laguarta Soler, J. (Jordi)
Ay03-14	Grand,G. (Georgia)	Xia,Z. (Zixiong)	ly03-03	Stratton,S. (Samuel)	Serena, A. (Alessandro)
Ay03-15	Ainscough,G.E. (George)	Sy,C.K.D. (Chun)	ly03-04	Ajose, B.D. (Babalola)	Nowaczyk, L.K. (Leszek)
Ay03-16	Waller, J. (Jack)	Zhang,C. (Che)	ly03-05	Scaife, E.J.C. (Edward)	Mashini,S. (Suleiman)
Ay03-17	Kidd,G. (George)	Sheth, I.M. (Ivaxi)	ly03-06	Srinivasan,P. (Padmanaba)	Ioannides, G. (Georgios)
Ay03-18	Mansoor, R.S. (Ryan)	Liu,S. (Shiwei)	ly03-07	Ravichandran,K.	Lua,Y.H. (Ying Hao)
Ay03-19	Wiederkehr,L. (Leon)	Hu,J.M. (Jin)	ly03-08	Treon,A.R. (Armaan)	Zhang,R. (Ruoyu)
Ay03-20	Yu,R. (Rymon)	Tan,Y. (Yuzhuo)	ly03-09	Rovick Arrojo, D.E. (David)	Chen,Y. (Yuxuan)
Ay03-21	Ofluoglu,E. (Efe)	Luo,Z. (Zhenyu)	ly03-10	Sanchez, V.A. (Victor)	Wu,T.H. (Tim)

ssessment
Oral A
VERI -
riment
xpe

Friday 15 December 2017	Time Assessor	9.00 - 9.20 FRI_01	9.00 - 9.20 FRI_02	9.00 - 9.20 FRI_03	9.00 - 9.20 FRI_04	9.00 - 9.20 FRI 05				9.20 - 9.40 9.20 - 9.40 9.20 - 9.40	9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40	9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40	9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40	9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 10.00 9.40 - 10.00	9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.20 - 9.40 9.40 - 10.00 9.40 - 10.00 9.40 - 10.00	9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00	9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00	9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00	9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.20-9.40 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 9.40-10.00 10.00-10.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.20-10.40	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.20-10.40           10.40-11.00           10.40-11.00           10.40-11.00           10.40-11.00           10.40-11.00           10.40-11.00	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.20-10.40           10.20-10.40           10.40-11.00           10.40-11.00           10.40-11.00           10.40-11.00           11.00-11.20           11.00-11.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.00           11.00 - 11.20           11.00 - 11.20           11.00 - 11.20           11.00 - 11.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.20 - 10.40           10.20 - 10.40           10.40 - 11.00           10.40 - 11.00           10.40 - 11.20           11.00 - 11.20           11.00 - 11.20           11.00 - 11.20           11.00 - 11.20	9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 9.40           9.20 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           9.40 - 10.00           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 10.20           10.00 - 11.00           10.40 - 11.00           11.00 - 11.20      11.1.00 - 11.20           11.00 - 11.20           11.00 - 11.20           11.00 - 11.20	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-11.00           10.40-11.00           10.40-11.00           11.00-11.20           11.00-11.20           11.00-11.20           11.00-11.20           11.00-11.20           11.00-11.20	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-11.00           10.40-11.00           11.00-11.20           11.00-11.20           11.00-11.20           11.20-11.40           11.20-11.40	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-11.00           10.40-11.00           11.00-11.20           11.00-11.20           11.00-11.20           11.20-11.40           11.20-11.40           11.20-11.40           11.20-11.40	9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-9.40           9.20-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           9.40-10.00           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-10.20           10.00-11.00           10.00-11.00           11.00-11.20           11.00-11.20           11.20-11.40           11.20-11.40           11.20-11.40           11.20-11.40           11.20-11.40
Group Student's Name By03-01 Yusuf,A. (Ayub) By03-02 Pollard,J.D. (James)	Yusuf,A. (Ayub) Pollard,J.D. (James)	Pollard,J.D. (James)		By03-03 Poskitt,T.J. (Thomas)	By03-04 Biggs,B. (Benjamin)	By03-05 Wong,J.M. (Jonathan)	By03-06 Tangri,R.K. (Rohan)	Thompson,J. (Jamie-Lee)	By03-08 Nevett - Farman, B.I. (Benjamin)	By03-09 van Oordt,B. (Bonne)	By03-10 Soechit,A. (Adhir)	By03-11 Garcia Matachana, A. (Alberto)	Hossain, M. (Mehedi)	Lawrence, M.K. (Michael)	ly03-03 Stratton,S. (Samuel)	ly03-04 Ajose, B.D. (Babalola)	Scaife, E.J. C. (Edward)	Srinivasan, P. (Padmanaba)	ly03-07 Ravichandran,K. (Keerthanen)	Treon, A.R. (Armaan)		ly03-10 Sanchez,V.A. (Victor)	By03-01 Zhang,H. (Haojun)	By03-02 Guan,G. (Guowei)	By03-03 Bialas,T.J. (Tomasz)	By03-04 D'Olne,E. (Emilie)	By03-05 Ng,Y.S. (Yi)	By03-06 Varfolomeev,V. (Vadim)	By03-07 Chan,S.C.S. (Siu)	By03-08 Chan,J.R.Z. (Joshua)	By03-09 Iriawan,H. (Harvin)	By03-10 Jang,S.H. (Sung)	By03-11 Zhang,Y. (Yaohua)		Serena, A. (Alessandro)	ly03-04 Nowaczyk,L.K. (Leszek)	Mashini,S. (Suleiman)	loannides,G. (Georgios)	Lua,Y.H. (Ying Hao)	Zhang, R. (Ruoyu)	ly03-09 Chen,Y. (Yuxuan)	ly03-10 Wu,T.H. (Tim)
,	Group	By03-01	By03-02	By03-03	By03-04	By03-05	By03-06	By03-07	By03-08	By03-09	By03-10	By03-11	ly03-01	ly03-02	ly03-03	ly03-04	ly03-05	ly03-06	Iy03-07	ly03-08	ly03-09	ly03-10	By03-01	By03-02	By03-03	By03-04	By03-05	By03-06	By03-07	By03-08	By03-09	By03-10	By03-11	ly03-02	ly03-03	ly03-04	Iy03-05	ly03-06	ly03-07	Iy03-08	ly03-09	ly03-10
	Assessor	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU 02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01	THU_02	THU_03	THU_04	THU_05	THU_01
	Time	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	10.00 - 10.20	10.00 - 10.20 THU 02	10.00 - 10.20 THU_03	10.00 - 10.20 THU_04	10.00 - 10.20	10.20 - 10.40 THU_01	10.20 - 10.40 THU_02	10.20 - 10.40	10.20 - 10.40 THU_04	10.20 - 10.40 THU_05	10.40 - 11.00 THU_01	10.40 - 11.00 THU_02	10.40 - 11.00 THU_03	10.40 - 11.00 THU_04	10.40 - 11.00 THU_05	11.00 - 11.20 THU_01	11.00 - 11.20 THU_02	11.00 - 11.20	11.00 - 11.20 THU_04	11.00 - 11.20 THU_05	11.20 - 11.40 THU_01	11.20 - 11.40 THU_02	11.20 - 11.40 THU_03	11.20 - 11.40 THU_04	11.20 - 11.40 THU_05	11.40 - 12.00 THU_01
	up Student's Name	Hu, F. (Fangfang)	Ay03-01 Gasim,G. (Gasim) 5	Ay03-02 Biet,C.M.A. (Clementine) 5	Ay03-03 Alix-Brown,L.F. (Loic) 5	Ay03-03 Udvardi,P. (Peter) 5	Ay03-04 Berry,R. (Rahul) 5	Ay03-04 Gee,M. (Mark)	Ay03-05 Paul,P. (Pranav) 5	Ay03-05 Dimoska,S. (Sofija)	Ay03-06 Gardner,J.O. (Joseph)	Ay03-06 Chakravorty,A. (Alorika) 5	Ay03-07 Muttawa,O. (Omar) 5	Ay03-07 Kong, P.J.R. (Pil) 5	Ay03-08 Pong,Z.K. (Zhi) 9	Ay03-08 Ooi,L.J. (Li)	Ay03-09 Frieling,J. (Jonas)	Wong, L.J. (Liang)	Terranova, G. (Giuseppe)	Ay03-10 Song,Y. (Yi)	Raich Condeminas, J. (Javier)	Ay03-11 Deng,H. (Husheng)	Ay03-12 Lau, F. Y. G. (Fai)	Zou,Y. (Yiwen)	Ay03-13 Ramage,G. (Georgina)	Ay03-13 Li,Z. (Zheyuan)	Grand, G. (Georgia)	Ay03-14 Xia,Z. (Zixiong)	Ay03-15 Ainscough,G.E. (George) 1	Ay03-15 Sy,C.K.D. (Chun) 1		Zhang,C. (Che)	Ay03-17 Kidd,G. (George)	Sheth, I.M. (Ivaxi)	Ay03-18 Mansoor,R.S. (Ryan) 1	Liu,S. (Shiwei)	Ay03-19 Wiederkehr,L. (Leon)	Ay03-19 Hu,J.M. (Jin)	Ay03-20 Yu,R. (Rymon) 1	Tan,Y. (Yuzhuo)	(	Ay03-21 Luo,Z. (Zhenyu)
	sor Group	1 Ay03-01																						3 Ay03-12									1	3 Ay03-17								
	Time Assessor	9.00 - 9.20 TUE_01	9.00 - 9.20 TUE_02	9.00 - 9.20 TUE_03	9.00 - 9.20 TUE_04	9.00 - 9.20 TUE_05	9.20 - 9.40 TUE_01	9.20 - 9.40 TUE_02	9.20 - 9.40 TUE_03	9.20 - 9.40 TUE_04	9.20 - 9.40 TUE_05	9.40 - 10.00 TUE_01	9.40 - 10.00 TUE_02	9.40 - 10.00 TUE_03	9.40 - 10.00 TUE_04	9.40 - 10.00 TUE 05	10.00 - 10.20 TUE 01	_	_	_	-	10.20 - 10.40 TUE_01	10.20 - 10.40 TUE_02	10.20 - 10.40 TUE_03	10.20 - 10.40 TUE_04	10.20 - 10.40 TUE_05	10.40 - 11.00 TUE_01	10.40 - 11.00 TUE_02	10.40 - 11.00 TUE_03	10.40 - 11.00 TUE_04	10.40 - 11.00 TUE_05	11.00 - 11.20 TUE_01	11.00 - 11.20 TUE_02	.00 - 11.20 TUE_03	11.00 - 11.20 TUE_04	11.00 - 11.20 TUE_05	11.20 - 11.40 TUE_01	11.20 - 11.40 TUE_02	11.20 - 11.40 TUE_03	11.20 - 11.40 TUE_04	_	11.40 - 12.00 TUE_01
	p Student's Name	Bx03-01 Gaitonde,A.A. (Anuja) 9.(	Bx03-01 Lam,Y.K. (Yau) 9.(	Bx03-02 Spillett,O.B. (Oliver) 9.0	Bx03-02 Umeigbo,K.K. (Kosidinna) 9.(	Bx03-03 Brega Monteiro,P. (Pedro) 9.0			a)		Bx03-05 Tarasova,K. (Kateryna) 9.2	Bx03-06 Woodward,N.R. (Niall) 9.4	Bx03-06 Sun,K. (Kaiyue) 9.2	Bx03-07 Gaunt, W.J. (Wesley) 9.4	Bx03-07 [Wang,Y. (Yuwei) 9.2	Rishabh)		t)		(Alexander)		Bx03-11 Malik,M.A. (Muhammad) 10	Bx03-11 Wang,L. (Wilson) 10	van der Schoot,W. (Willem)	Surana,M. (Mayank)	Sarjanovic,M. (Mateo)	Pickup, E.D.A. (Edward)	Pietreanu,A. (Andrei)	Mulville,E. (Enda)	Vijayaraghavan,S. (Suparnan)	Tang,T.H. (Tze)	Chia, P.J. (Patrick John)	Ankers, H.A. (Harrison)	Balasubramanian, A. (Aswaath)	x03-07 Kalanathan,P. (Prasana) 11	Al-Aqqad,Z. (Zed)	Mayoh, T.J. (Timothy)	Xu,J.D. (Jiang)	Verma,T. (Tanay)	Fu,Z. (Zhendong)	ios)	lx03-10 Chan,C. (Calvin) 11
	r Group	_	_			_	<u> </u>		<u> </u>	<u> </u>			-			-	<u> </u>	-	-	-	-	<u> </u>	-	Ix03-01	Ix03-02	Ix03-02	Ix03-03	Ix03-03	t Ix03-04	Ix03-04	_	Ix03-05	3 Ix03-06			Ix03-07	E Ix03-08	3 Ix03-08	1x03-09	5 Ix03-09	_	
	Assessor	MON_01	MON_02	MON_03	MON_04	MON_05	MON_01	MON_02	MON_03	MON_04	MON_05	MON_01		MON_03	MON_04	MON_0	MON_0	NOW 0	NON 0		NON 0					NON 0	NON 0	NON 0	NON 02	MON 0	MON 0	MON_02	MON 0	NON_0	MON_0	MON_0	NON 0	MON_0	NON_0	MON_05	MON_0	MON_02
	Time	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.00 - 9.20	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.20 - 9.40	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	9.40 - 10.00	10.00 - 10.20 MON_01	10.00 - 10.20 MON_02	10.00 - 10.20 MON_03	10.00 - 10.20 MON_04	10.00 - 10.20 MON_05	TO_NOWI_01.01_02.01	10.20 - 10.40 MON_02	10 20 - 10.40 MON 03	10 20 - 10 40 MON 05	10 40 - 11 00 MON 01	10.40 - 11.00 MON 02	10.40 - 11.00 MON 03	10.40 - 11.00 MON 04	10.40 - 11.00 MON 05	11.00 - 11.20 MON 01	11.00 - 11.20 MON_02	11.00 - 11.20 MON_03	11.00 - 11.20	11.00 - 11.20 MON_05	11.20 - 11.40 MON_01	11.20 - 11.40	11.20 - 11.40 MON_03	11.20 - 11.40 MON_04	11.20 - 11.40 MON_05	11.40 - 12.00 MON_01	11.40 - 12.00 MON_02
tea low upper at Loomen	Name	Ax03-01 Elia,S. (Styliana)	Ax03-01 Hu,J. (Jingming)	1aria)		Thirumalaikumar,S.N. (Shree)	ilippos)		Varga, D.K. (Daniel)		(Sergey)	d)				. (Ethan)		(Stevan)		i. (Gustavo)		Vicente Correla,F. (Francisco)	Liang, L. (Libang) Zhu Ni /Ninchuil		acra)			ad)	Ê	Yadav.A. (Anirudh)	ider)	Krishnamra,S. (Subhakrish)	Ax03-17 Lam,K. (Kevin)	Ax03-17 Muhammad Naim,N.A.B. (Nur) 11.00 - 11.20 MON_04	Ax03-18 Scholz,C.F. (Constantin)	Ax03-18 Elmani,T. (Tamara)	Ax03-19 Ushchapovskyy,D. (Dmytro)		Ax03-20 Pisigan,C.A.R. (Carlo)	Ax03-20 Huang,Z. (Zengrui)	(ur	Ax03-21 Huang,G. (Guilin)
	Group	Ax03-01	Ax03-01	Ax03-02	Ax03-02	Ax03-03	Ax03-03	Ax03-04	Ax03-04	Ax03-05	Ax03-05	Ax03-06	Ax03-06	Ax03-07	Ax03-07	Ax03-08	Ax03-08	Ax03-09	Ax03-09	AX03-10	Ax03-10	AXU3-11	AXU3-17	AV03-12	Av03-13	Ax03-13	Ax03-14	Ax03-14	Ax03-15	Ax03-15	Ax03-16	Ax03-16	Ax03-17	Ax03-17	Ax03-18	Ax03-18	Ax03-19	Ax03-19	Ax03-20	Ax03-20	Ax03-21	Ax03-21

beriment VERI 2017-2018	o Supervision Schedule
Expe	Lab S

ran supervision schedule																				
V1.0 7 Nov 2017		Ä	Part 1				Part 2			Pa	Part 3			Part 4			0	oral Asse	Oral Assessment	
	2	Mon	Tue	Thur	Fri	Mon	Tue	Thur	Fri	Mon	Tue Thur	ır Fri	Mon	Tue	Thur	Fri	Mon	Tue	Thur	Fri
Name Role		-Nov 1	4-Nov	16-Nov	17-Nov	13-Nov 14-Nov 16-Nov 17-Nov 20-Nov 21-	Nov	23-Nov 2	24-Nov 2	27-Nov 28-Nov		ov 01-De	30-Nov 01-Dec 04-Dec	05-Dec	07-Dec	08-Dec	11-Dec 1	12-Dec	14-Dec	15-Dec
Peter Cheung Staff	Ff																			
Ed Stott Staff	ff																			
Mike Brookes Staff	ff																			
James Davis GTA	4																			
Hilda Xue GTA	Ŧ																			
Alex Su GTA	t.																			
Marlon Wijeyasinghe GTA	۲.																			
Nadesh Ramanathan GTA	Ŧ																			
Aryan Tavakkoli GTA	Ŧ																			
Jakub Szypicyn GTA	4																			
Belen Barbed UTA	4																			
Ben Withers UTA	4																			
Divyansh Manocha UTA	Ŧ																			
George Punter UTA	۲																			
Jingzhi Li UTA	T.																			
Marek Hilton UTA	Ŧ																			
Stefan Karlocik UTA	4																			
Thomas Nugent UTA	4																			