| Imperial College London | Imperial College London | | | | | | |
|---|---|--|--|--|--|--|--|
| | Points Addressed in this Lecture | | | | | | |
| Lecture 11: Circuits using Flip-flops Professor Peter Cheung Department of EEE, Imperial College London (Floyd 7.4, 8.1, 9.1) (Tocci 5.17-18, 7.1, 7.19-20) | Registers and shift registers Synchronous and asynchronous counters | | | | | | |
| E1.2 Digital Electronics I 11.1 Nov 2007 | E1.2 Digital Electronics I 11.2 Nov 2007 | | | | | | |
| Integrate College A register is a digital electronic device capable of storing several bits of data Normally made from D-type flip-flops with asynchronous RESET inputs Operates on the bits of the data word in parallel (parallel in / parallel out) Operation Data on each data input is stored in the flip-flop on the rising edge of CLOCK The data can be read from the Q outputs New data can be reloaded by re-CLOCKing the register The register can be cleared (zeroed) by asserting the CLEAR inputs | <section-header><text><complex-block><text><text></text></text></complex-block></text></section-header> | | | | | | |

Imperial College London

Shift Registers

- Application Examples
 - Multiplication and division by integer power of 2
 - Conversion of data between parallel formats and bit-serial formats
- Construction
 - Like ordinary registers but with Q outputs connected to D inputs of the following flip-flop

Q2

- E.g.: 3-bit shift register



Imperial College London

- Operation
 - On the rising edge of the clock, each bit moves right by one flip-flop
 - All the flip-flops can be asynchronously reset
 - Parallel data can be asynchronously loaded into flip-flops using the P signals
 - The data at the output of each flip-flop can be read from the Q signals hence
 - bits can be input serially at Din and output serially from Q2 with a delay of 3 clocks
 - bits can be input serially at Din an output in parallel from Q2:0 after 3 clocks



Asynchronous Binary Counter

1D

C1

Q1

Q2

1D

\C1

- Asynchronous counters are made from flip-flops
 - NOT all clocked with the same clock
 - sometimes called ripple counters

\C1

- can be implemented using divide by 2 circuits

Q0

- e.g. 3 bit counter

CLOCK



- Notes
 - called asynchronous because the C1 inputs of the flip-flops are not all driven by the same (CLOCK) signal
 - each output depends on a change in the previous flip-flops output
 - sometimes called a ripple counter because the data "ripples" from the output of one flip-flop to the input of the next
 - can also be implemented in JK



Example: 3-bit up-counter

• State Diagram

| | 011 | 100 | | 01 | 110 | (111 | \sum | |
|--|---------------|-----|---|------------|-----|------|--------|----------|
| From the state diagram | Current State | | | Next State | | | | |
| we can construct a stat | 10 | А | В | С | A+ | B+ | C+ | _ |
| | | 0 | 0 | 0 | 0 | 0 | 1 | - |
| transition table (let the variables be A (MSB), B and C) | 0 | 0 | 1 | 0 | 1 | 0 | | |
| | 0 | 1 | 0 | 0 | 1 | 1 | | |
| | 0 | 1 | 1 | 1 | 0 | 0 | | |
| | 1 | 0 | 0 | 1 | 0 | 1 | | |
| | | 1 | 0 | 1 | 1 | 1 | 0 | |
| | | 1 | 1 | 0 | 1 | 1 | 1 | |
| | | 1 | 1 | 1 | 0 | 0 | 0 | |
| E1.2 Digital Electronics I | 11.13 | | | | | | | Nov 2007 |

Imperial College London

E1.2 Digital Electronics I

Implementation

- Use a register of flip-flops + Logical combinations of state variables
- E.g. For D-type Flip-flops



• The design task is to find a combinational circuit for ?

11.14

 It should give the D inputs from the Q outputs such that, on the next clock, the correct counting sequence is followed

Nov 2007

- Other flip-flops can be used, e.g. J-K.