Imperial College London	Flip-flops or Peter Cheung , Imperial College London oyd 7.1-7.4) cci 5.1-5.9)		 Properties of sy circuits Overview of flip 	Addressed in this L nchronous and asynchro flops and latches	ecture
E1.2 Digital Electronics I 9.	1	Nov 2007	E1.2 Digital Electronics I	9.2	Nov 2007
Imperial College Combinational outputs Combinational logic gates External inputs	system diagram	Nov 2007	Imperial College London Propert • So far we have - the output(s) de variables • Here we will loo - the output(s) ca input and the ou • Sequential circu states at any on - they move "seq transitions from - The <u>output varia</u> sequential circu from them	ies of Sequential Ci seen Combinational Log pends only on the current va k at Sequential Logic cir n depend on present and als uput variables its exist in one of a defir e time uentially" through a defined s one state to the next <u>ables</u> are used to describe th it either directly or by deriving	ircuits lies of the input cuits o past values of the ned number of sequence of e state of a g state variables

Imperial College

Synchronous and Asynchronous Sequential Logic

- Synchronous
 - the timing of all state transitions is controlled by a common clock
 - changes in all variables occur simultaneously
- Asynchronous
 - state transitions occur independently of any clock and normally dependent on the timing of transitions in the input variables
 - changes in more than one output do not necessarily occur simultaneously
- Clock
 - A clock signal is a square wave of fixed frequency
 - Often, transitions will occur on one of the edges of clock pulses
 - i.e. the rising edge or the falling edge



Flip-Flops

- Flip-flops are the fundamental element of sequential circuits
 - bistable
 - (gates are the fundamental element for combinational circuits)
- · Flip-flops are essentially 1-bit storage devices
 - outputs can be set to store either 0 or 1 depending on the inputs
 - even when the inputs are de-asserted, the outputs retain their prescribed value
- Flip-flops have (normally) 2 complimentary outputs

9.6

- Q and \overline{Q}
- Three main types of flip-flop
 - R-S J-K D-type

Nov 2007



E1.2 Digital Electronics I

Flip-Flop

9.5



FF = latch = bistable circuit

Imperial College London

E1.2 Digital Electronics I

NAND Gate Latch



A NAND latch has two possible resting states when SET = CLEAR = 1.

Nov 2007

NAND Gate Latch (cont.)



Negative Pulse on SET input put the latch in a HIGH (SET) state

Imperial College London

NAND Gate Latch (cont.)



Negative Pulse on CLEAR input put the latch in a LOW (Clear or RESET) state

Alternative representation of SR Latch

FF

(b)

-o

SET

CLEAR

Q

0

T1

E1.2 Digital Electronics I	9.9	Nov 2007	E1.2 Digital Electronics I	9.10	Nov 2007

Imperial College

SET

CLEAR

London

Imperial College







(a)

| | T₅ T₆

Τ₄

 $T_2 T_3$



SR Latch to deglitch a switch



Imperial College

NOR gate Latch

Made of two cross-coupled NOR gates





9.14

E1.2 Digital Electronics I

Nov 2007

Imperial College London

Clock Signals and Clocked FFs

- Digital systems can operate
- Asynchronously: output can change state whenever inputs change
- Synchronously: output only change state at clock transitions (edges)
- Clock signal
- Outputs change state at the transition (edge) of the input clock
- Positive-going transitions (PGT)
- Negative-going transitions (NGT)











Control inputs must be held stable for (a) a time t_S prior to active clock transition and for (b) a time t_H after the active block transition.

E1.2 Digital Electronics I





Imperial College London

Clocked J-K FF

(a) Clocked J-K flip-flop that responds only to the positive edge of the clock; (b) waveforms.



Imperial College London

Internal Circuitry of S-C FF



E1.2 Digital Electronics I

9.18

Nov 2007

Imperial College London

Internal circuitry of edge-triggered J-K flip-flop



Imperial College

Clocked D Flip-Flop

D FF that triggers only on positive-going transitions; (b) waveforms.



Imperial College London

*After occurrence of NGT

Clocked D Flip-Flop from J-K Flip-Flop

Imperial College

Transparent Latch Timing



Imperial College London

Asynchronous Inputs to FF

The S, C, J, K, and D inputs is called synchronous inputs because their effects on the output are synchronized with the *CLK* input.

Asynchronous inputs (override inputs) operate independently of the synchronous inputs and clock and can be used to set the FF to 1/0 states *at any time.*





Imperial College London

Asynchronous Inputs cont.

