Lecture 5 Assembly Language Programming **Basics**



• The following is a simple example which illustrates some of the ٠ core constituents of an ARM assembler module: AREA Example, CODE, READONLY ; name this block of code ENTRY ; mark first instruction : to execute ٠ start space or a tab). MOV r0. #15 : Set up parameters r1, #20 MOV ΒL firstfunc : Call subroutine SWI 0x11 : terminate firstfunc ; Subroutine firstfunc ADD r0, r0, r1 r0 = r0 + r1MOV : Return from subroutine pc, lr ; with result in r0 END : mark end of file operands label comment opcode pvkc 22-Oct-01 ISE1/EE2 Computing pvkc 22-Oct-01 Lecture 5- 1

Description of Module



- The main routine of the program (labelled start) loads the values 15 and 20 into registers 0 and 1.
- The program then calls the subroutine **firstfunc** by using a branch with link instruction (**BL**).
- The subroutine adds together the two parameters it has received and places the result back into r0.
- It then returns by simply restoring the program counter to the address which was stored in the **link register** (r14) on entry.
- Upon return from the subroutine, the main program simply terminates using software interrupt (SWI) 11. This instructs the program to exit cleanly and return control to the debugger.

General Layout of an Assembly Program



The general form of lines in an assembler module is:

label <space> opcode <space> operands <space>

: comment

- Each field must be separated by one or more <whitespace> (such as a
- Actual instructions never start in the first column, since they must be preceded by whitespace, even if there is no label.
- All three sections are optional and the assembler will also accept blank lines to improve the clarity of the code.

ISE1/EE2 Computing

Lecture 5-2

AREA, ENTRY & END Assembly Directives




- Directives are instructions to the assembler program, NOT to the microprocessors
- AREA Directive specifies chunks of data or code that are manipulated by the linker.
 - A complete application will consist of one or more areas. The example above consists of a single area which contains code and is marked as being read-only. A single **CODE** area is the minimum required to produce an application.
- ENTRY Directive marks the first instruction to be executed within an application
 - An application can contain only a single entry point and so in a multisource-module application, only a single module will contain an **ENTRY** directive.
- END directive marks the end of the module


Creating program and project file



- Invoke ARM_SDK program and enter the program as hello.s in the directory H:\arm_work\hello.s\
- Use pulldown command >Project >New to create a new project called hello.apj
- Add all the files belonging to this project as shown (only one file




Build and Run the program




- The debugger program allows you to control the execution while viewing any register and memory location.
- You can also set breakpoints in the program.

pykc 22-Oct-01



How to interpret the Project File (.apj)?





Data Processing Instructions



- Three types of instructions:
 - Data Processing
 - Data Movement
 - Control Flow
- Rules apply to ARM data processing instructions:
 - All operands are 32 bits, come either from registers or are specified as constants (called literals) in the instruction itself
 - The result is also 32 bits and is placed in a register
 - 3 operands 2 for inputs and 1 for result
- Example:

ADD r0, r1, r2

- ; r0 := r1 + r2
- Works for both unsigned and 2's complement signed
- This may produce carry out signal and overflow bits, but ignored by default
- Result register can be the same with input operand register

Lecture 5- 7

pykc 22-Oct-01

Data Processing Instructions - Arithmetic operations



• Here are ARM's arithmetic operations:

| ADD | r0, r1, r2 | ; r0 := r1 + r2 |
|-----|------------|-------------------------|
| ADC | r0, r1, r2 | ; r0 := r1 + r2 + C |
| SUB | r0, r1, r2 | ; r0 := r1 - r2 |
| SBC | r0, r1, r2 | ; r0 := r1 - r2 + C - 1 |
| RSB | r0, r1, r2 | ; r0 := r2 - r1 |
| RSC | r0, r1, r2 | ; r0 := r2 - r1 + C - 1 |
| | | |

- RSB stands for reverse subtraction
- Operands may be unsigned or 2's complement signed integers
- 'C' is the carry (C) bit in the CPSR Current Program Status Reg

| | | | <u>r2:</u> r0: | | 0000 1101 1010 0110 1011 | |
|--------------------|--|---------------|---|---|--|---------------|
| pykc 22-Oct-01 | ISE1/EE2 Computing | Lecture 5- 9 | pykc 22-Oct-01 | ١٤ | BE1/EE2 Computing | Lecture 5- 10 |
| Data Processir | ng Instructions - Register Move | s 🗾 | Data Pro Operatio | • | tions - Comparison | |
| | | | Here ar | e ARM's register co | mparison operations: | |
| Here are ARM | | | | CMP r1, r2 CMN r1, r2 TST r1, r2 TEQ r1, r2 | ; set cc on r1 - r2 ; set cc on r1 + r2 ; set cc on r1 and r2 ; set cc on r1 xor r2 | |
| | r 'move negated' 101 0011 1010 1111 1101 1010 0110 1011 010 1100 0101 0000 0010 0101 1001 0100 | | Only the | | d, xor are NOT stored in any re s (cc) in the CPSR are set or cle 8 7 6 5 4 unused IF T | • |
| | | | ♦ N = ♦ Z = ♦ C = | , | | |
| pykc 22-Oct-01 | ISE1/EE2 Computing | Lecture 5- 11 | pykc 22-Oct-01 | 15 | SE1/EE2 Computing | Lecture 5- 12 |

• BIC stands for 'bit clear', where every '1' in the second operand

0101 0011 1010 1111 1101 1010 0110 1011

; r0 := r1 or r2 ; r0 := r1 xor r2

; r0 := r1 and not r2



; r0 := r1 and r2 (bit-by-bit for 32 bits)

• Here are ARM's bit-wise logical operations:

r0, r1, r2

r0, r1, r2

r0, r1, r2

r0, r1, r2

clears the corresponding bit in the first:

AND ORR

EOR


BIC

r1:

Data Transfer Instructions - single register load/store instructions




- Three basic forms of data transfer instructions:
 - Single register load/store instructions
 - Multiple register load/store instructions
 - Single register swap instructions
- Use a value in one register (called the base register) as a memory address and either loads the data value from that address into a destination register or stores the register value to memory:
 - LDR r0, [r1] ; r0 := mem₃₂[r1] STR r0, [r1] ; mem₃₂[r1] := r0
- This is called register-indirect addressing



Data Transfer Instructions - ADR instruction





- How does ADR instruction works? Address is 32-bit, difficult to put a 32-bit address value in a register in the first place
- Solution: Program Counter PC (r15) is often close to the desired data address value
- ADR r1, TABLE1 is translated into an instruction that add or subtract a constant to PC (r15), and put the results in r1
- This constant is known as PC-relative offset, and it is calculated as: addr_of_table1 - (PC_value + 8)

Data Transfer Instructions - Set up the address pointer



- Need to initialize address in r1 in the first place. How?
- Use ADR pseudo instruction looks like normal instruction, but it does not really exists. Instead the assembler translates it to one or more real instructions.
- The following example copies data from TABLE 1 to TABLE2

| сору | ADR ADR LDR STR | r1, TABLE1 r2, TABLE2 r0, [r1] r0, [r2] | ; r1 points to TABLE1 ; r2 points to TABLE2 ; load first value ; and store it in TABLE2 |
|--------|--------------------------|--|--|
| TABLE1 | | | ; <source data="" of=""/> |
| TABLE2 | | | ; <destination data="" of=""></destination> |

pykc 22-Oct-01

pykc 22-Oct-01

ISE1/EE2 Computing

Lecture 5- 14


Data Transfer Instructions - Base plus offset addressing



• Extend the copy program further to copy NEXT word:

| ADR ADR LDR STR ADD ADD LDR | r1, TABLE1 r2, TABLE2 r0, [r1] r0, [r2] r1, r1, #4 r2, r2, #4 r0, [r1] | ; r1 points to TABLE1 ; r2 points to TABLE2 ; load first value ; and store it in TABLE2 ; step r1 onto next word ; step r2 onto next word ; load second value |
|---|--|--|
| STR | r0, [r2] | ; and store it |
| | ADR LDR STR ADD ADD LDR STR | ADR r2, TABLE2 LDR r0, [r1] STR r0, [r2] ADD r1, r1, #4 ADD r2, r2, #4 LDR r0, [r1] STR r0, [r2] |

Simplify with pre-indexed addressing mode



ISE1/EE2 Computing

Data Transfer Instructions - pre-indexed with auto-indexing



• A simplified version is:

| сору | ADR ADR | r1, TABLE1 r2, TABLE2 | ; r1 points to TABLE1 ; r2 points to TABLE2 |
|------|------------|--------------------------|--|
| | LDR | r0, [r1] | ; load first value |
| | STR | r0, [r2] | ; and store it in TABLE2 |
| | LDR | r0, [r1, #4] | ; load second value |
| | STR | r0, [r2, #4] | ; and store it |
| | | | |

 Pre-indexed addressing does not change r1. Sometimes, it is useful to modify the base register to point to the new address. This is achieve by adding a '!', and is pre-indexed addressing with autoindexing:

LDR r0, [r1, #4]! ; r0 : = mem₃₂ [r1 + 4] ; r1 := r1 + 4

 The '!' indicates that the instruction should update the base register after the data transfer

| pykc 22-Oct-01 | |
|----------------|--|
|----------------|--|

ISE1/EE2 Computing

Data Transfer Instructions Summary



Lecture 5- 17

• Size of data can be reduced to 8-bit byte with:

LDRB r0, [r1] ; r0 : = mem₈ [r1]

Summary of addressing modes:

| LDR | r0, [r1] | ; register-indirect addressing |
|-----|----------------------|--------------------------------|
| LDR | r0, [r1 , # offset] | ; pre-indexed addressing |
| LDR | r0, [r1 , # offset]! | ; pre-indexed, auto-indexing |
| LDR | r0, [r1], # offset | ; post-indexed, auto-indexing |
| LDR | r0, [r1], # offset | ; post-indexed, auto-indexing |
| ADR | r0, address label | ; PC relative addressing |

Data Transfer Instructions - post-indexed addressing



• Another useful form of the instruction is:

LDR r0, [r1], #4 ; r0 : = mem₃₂ [r1] ; r1 := r1 + 4

- This is called: post-indexed addressing the base address is used without an offset as the transfer address, after which it is autoindexed.
- Using this, we can improve the copy program more:

| loop TABLE1 | LDR STR ??? | r0, [r1], #4 r0, [r2], #4 | ; get TABLE1 1st word ; copy it to TABLE2 ; if more, go back to loop ; < source of data > |
|----------------|-------------------|--|--|
| сору | | r1, TABLE1 r2, TABLE2 r0 [r1] #4 | ; r1 points to TABLE1 ; r2 points to TABLE2 : get TABLE1 1st word |

```
pykc 22-Oct-01
```

ISE1/EE2 Computing

Lecture 5- 18

Lecture 5- 19