Lecture 3 A Very Simple Processor

- Based on von Neumann model
- Instruction for the microprocessor (stored program) and the data for computation are both stored in memory
- Microprocessing Unit (MPU) contains:
- MPU I/O Memory microprocessor bus
- Arithmetic/Logic Unit (ALU)
 Control Unit
- Registers
- Input/output block interfaces to the outside world (e.g. user, disc storage etc.)
- The communication between memory, MPU and I/O is through the microprocessor bus

	ISE1/EE2 Computing		Lecture 3 - 1	pykc
Memory				1
 Computers commun memory using 3 type (buses): address bus - deta location of memory 	icate with es of signals cont ermines the ^R y Ena	rol bus /W	ory	
 data bus - carries location control bus - gove information transfe 	the contents of the erns the er	Address bus A11:0	Data bus D15:0	•
 Look into memory, The width of the ad many location). 	see '1's and '0's. Meani Idress bus determines th	ing depends on co l ne size of memory	<mark>ntext</mark> . (i.e. how	•

 The width of the data bus determines the size of content (i.e. how many bits can each location store).



Lecture 3 - 3

pykc - 14-Oct-01

MU0 - A Very Simple Processor





- Let us design a simple processor MU0 with 16-bit instruction and minimal hardware:-
 - Program Counter (PC) holds address of the next instruction to execute
 - Accumulator (ACC) holds data being processed
 - Arithmetic Logic Unit (ALU) performs operations on data
 - Instruction Register (IR) holds current instruction code being executed

pykc - 14-Oct-01	ISE1/EE2 Computing	Lecture 3 - 5	pykc - 14-Oct-01



- The instruction word stored in IR is decoded by internal logic to provide control signals to ALU and other internal circuits inside MPU.
- Program counter value (PC) is pushed onto the address bus, the ALU increment this value by k and put it back into the Program Counter.

Instruction execution step 1: Instruction Fetch



Lecture 3 - 6



- MPU outputs value of program counter (PC) on address bus.
- Memory puts contents at the instruction address on the data bus.

ISE1/EE2 Computing

• Instruction is stored in instruction registers (IR).

Si	tep 3: Operand Fetch	
	address bus	
	PC control IR Memory	
	data bus	
٠	The instruction register provides the address of the data to b processed (i.e. operand address).	e

 Memory supplies the operand data on the data bus to the MPU, ready for processing either by the ALU or the ACC.

Step 4: Execute instruction



- Processing is performed on the operand by the ALU according to the instruction.
- The result is put back into the Accumulator (ACC).

pykc - 14-Oct-01	ISE1/EE2 Computing	Lecture 3 - 9	pykc -

MU0 instructions



- Let us further assume that the processor only has 8 instructions and can only access a maximum of 8k byte (2¹²) of memory. This implies that the address bus is only 12-bit wide.
- We also assume that this is a 16-bit MPU and ALL instructions are 16 bits wide.
- The 16-bit instruction code (machine code) has a format:



- Note that top 4 bits define the operation code (opcode), i.e. it defines what operation the instruction is to perform.
- The bottom 12 bits define the memory address of the operand data.

Step 5: Write-back (may not exist)





- This step may not be needed.
- The result from the Accumulator is written back into memory. In many processors, this will be done as a separate instruction.

```
14-Oct-01 ISE1/EE2 Computing Lecture 3 - 10
```

MU0 Instruction Set



Instruc	tion	Opcode	Effect
LDA	S	0000	$ACC := mem_{16}[S]$
STO	S	0001	mem ₁₆ [S]:= ACC
ADD	S	0010	ACC := ACC + $mem_{16}[S]$
SUB	S	0011	$ACC := ACC - mem_{16}[S]$
JMP	S	0100	PC := S
JGE	S	0101	If ACC \geq 0, PC := S
JNE	S	0110	If ACC \neq 0, PC := S
STF	2	0111	stop

- 2 load/store instructions: LDA, STO
- 2 computation instructions: ADD, SUB
- 4 control flow instructions: JMP, JGE, JNE, STP

Caught in the Act!

	18 B
	2
Ż	Ser S
	HAUSER DECUS ET



nmemonic		machine	
	minemonic	code	
000	LDA 02E	0 02E	
001	ADD 02F	2 02F	
002	STO 030	1 030	
003	STP	7 000	
004			
005			
006			
:			
02E	ABCD	ABCD	
02F	4321	4321	
030			

 CPU reading the first op-code (the following slides are to be completed during lecture).

pykc - 14-Oct-01	ISE1/EE2 Computing	Lecture 3 - 13
Instructio	on 2: ADD 02F	
Cycle 1	MU0 ALU ACC decode B R ALU ACC IR C data reg	machine code 000 0 02E 001 2 02F 002 1 030 003 7 000 004 005
Cycle 2	MU0 ALU ACC decode B R ALU ACC IR C data reg	006 :
oykc - 14-Oct-01	ISE1/EE2 Computing	Lecture 3 - 15











Summary of key points



- Microprocessors performs operations depending on instruction codes stored in memory.
- Instruction usually has two parts:
 - Opcode determines what is to be done
 - Operand specifies where/what is the data
- Program Counter (PC) address of current instruction code
- PC incremented automatically each time it is used.
- The number of clock cycles taken by an instruction is the same as the number of memory access it makes.
 - LDA, STO, ADD, SUB therefore takes 2 clock cycles each: one to fetch (and decode) the instruction, a second to fetch (and operate on) the data.
 - JMP, JGE, JNE, STP only need one memory read and therefore can be executed in one clock cycle.

Operation of the processor



- The operation of most processors are governed by a clock signal.
- For MU0, we assume that:
 - The number of clock cycles taken by an instruction is the same as the number of memory access it makes.
 - LDA, STO, ADD, SUB therefore takes 2 clock cycles each: one to fetch (and decode) the instruction, a second to fetch (and operate on) the data.
 - JMP, JGE, JNE, STP only need one memory read and therefore can be executed in one clock cycle.
 - Program Counter (PC) its content is incremented every time it is used (i.e. it also points to the next instruction).
 - No PC incrementer circuit is needed for MU0.
 - The processor must start from a known state. Therefore, there is always a reset signal to initialise the processor on power-up.
 - Assume MU0 will always reset to start execution from address 000₁₆.

```
pykc - 14-Oct-01
```

ISE1/EE2 Computing

Lecture 3 - 18

Key points (con't)



- Memory contains both program and data. A peek into memory will tell you very little except a bunch of '1's and '0's.
- Program area and data area in memory are usually well separated.
- ALU is responsible for arithmetic and logic functions.
- There is always at least one register known as accumulator where the result from ALU is stored.
- There is usually one or more general purpose register for storing results or memory addresses.
- Fetching data from inside the CPU is much faster than from external memory.
- The processor must start from a known state. Therefore, there is always a reset signal to initialise the processor on power-up.
- Assume MU0 will always reset to start execution from address 000₁₆.