SRAM:
- Value is stored on a pair of inverting gates
- Very fast but takes up more space (4 to 6 transistors per bit) than DRAM

DRAM:
- Value is stored as a charge on capacitor (must be refreshed)
- Very small but slower than SRAM (factor of 5 to 10)

**Memory vs Logic Performance**
- Memory speed improves much slower than logic speed
- Consequently, very fast memory is expensive
- Applications eat up more and more memory (without necessarily providing better functionality)

**Users want large and fast memories!**
- SRAM access times are 2 - 25ns at cost of $100 to $250 per Mbyte
- DRAM access times are 60-120ns at cost of $2 to $5 per Mbyte
- Disk access times are 10 to 20 million ns at cost < $0.05 to $.10 per Mbyte

**Exploiting Memory Hierarchy**
- **Question:** how to organise memory to improve performance without the cost?
- **Answer:** build a memory hierarchy

<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Size</th>
<th>Access Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor Registers</td>
<td>64 to 256 bytes</td>
<td>1 - 5 nsec</td>
</tr>
<tr>
<td>On-chip cache</td>
<td>8 - 32 Kbytes</td>
<td>~ 10 nsec</td>
</tr>
<tr>
<td>Second-level cache</td>
<td>128 - 512 Kbytes</td>
<td>10's nsec</td>
</tr>
<tr>
<td>Main memory (DRAM)</td>
<td>16M - 4G bytes</td>
<td>~ 100 nsec</td>
</tr>
<tr>
<td>Disk or other store</td>
<td>10's - 100's Gbytes</td>
<td>10's - 100's msec</td>
</tr>
</tbody>
</table>

- Every pair of levels in memory of hierarchy can be thought of as having an upper and lower level
- Within each level, the unit of information that is present or not is called a block.
- Usually an entire block is transferred between levels
Principle of Locality

- The principle of locality makes having a memory hierarchy a good idea.
- If an item is referenced,
  - **temporal locality**: it will tend to be referenced again soon.
  - **spatial locality**: nearby items will tend to be referenced soon.
- **Why does code have locality?**
- Memory hierarchy can be multiple levels.
- Data is copied between only two adjacent levels at a time.
- We focus on two levels:
  - Upper level (closer to the processor, smaller but faster)
  - Lower level (further from the processor, larger but slower).
- Define some terms used in describing memory hierarchy:
  - **block**: minimum unit of data to transfer - also called a cache line.
  - **hit**: data requested is in the upper level.
  - **miss**: data requested is not in the upper level.

The Basics of Caches

- Assuming that we try to reference a data item $X_n$ from cache and it is not there. This reference causes a miss that forces the cache to fetch $X_n$ from memory lower in the hierarchy and insert into the cache.

Unified instruction and data cache

- Single cache shared between instruction and data:

Separate data and instruction caches

- Separate data and instruction caches.
The Basics of Caches

- Two issues:
  - How do we know if a data item is in the cache? (Is it a **hit** or a **miss**?)
  - If it is there (a hit), how do we find it?
- Our first example:
  - block size is one word of data
  - we will consider the "**direct mapped**" for locating the item

For each item of data at the lower level, there is exactly one location in the cache where it might be.

For example, lots of items at the lower level share locations in the upper level.

---

Direct Mapped Cache

- Mapping: address is modulo the number of blocks in the cache

---

Cache Contents - A walk-through

<table>
<thead>
<tr>
<th>Index</th>
<th>Valid bit (V)</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>N</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>N</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Initial state on power-ON
- After handling miss at address 10110
- After handling miss at address 11010
- After handling miss at address 10000
- After handling miss at address 00011
- After handling miss at address 10010

Organization of Direct-mapped cache
A particular memory item is stored in a unique location in the cache. To check if a particular memory item is in cache, the relevant address bits are used to access the cache entry. The top address bits are then compared with the stored tag. If they are equal, we have got a hit. Two items with the same cache address field will contend for use of that location. Only those bits of the address which are not used to select within the line or to address the cache RAM need be stored in the tag field. When a miss occurs, data cannot be read from the cache. A slower read from the next level of memory must take place, incurring a miss penalty. A cache line is typically more than one word. It shows 4 words in the diagram here. A large cache line exploits principle of spatial locality - more hit for sequential access. It also incurs higher miss penalty.

**Direct Mapped Cache**

- Read hits
  - this is what we want!
- Read misses
  - stall the CPU, fetch block from memory, deliver to cache, restart
- Write hits:
  - can replace data in cache and memory (write-through)
  - write the data only into the cache (write-back to the cache later)
- Write misses:
  - read the entire block into the cache, then write the word

**Hardware Issues**

- Make reading multiple words easier by using banks of memory

**Performance with different block sizes**

- Increasing the block size tends to decrease miss rate:
Performance - unified cache vs split cache

- Use split caches because there is more spatial locality in program code than in data:

<table>
<thead>
<tr>
<th>Program</th>
<th>Block size in words</th>
<th>Instruction miss rate</th>
<th>Data miss rate</th>
<th>Effective combined miss rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>gcc</td>
<td>1</td>
<td>6.1%</td>
<td>2.1%</td>
<td>5.4%</td>
</tr>
<tr>
<td>gcc</td>
<td>4</td>
<td>2.0%</td>
<td>1.7%</td>
<td>1.9%</td>
</tr>
<tr>
<td>spice</td>
<td>1</td>
<td>1.2%</td>
<td>1.3%</td>
<td>1.2%</td>
</tr>
<tr>
<td>spice</td>
<td>4</td>
<td>0.3%</td>
<td>0.6%</td>
<td>0.4%</td>
</tr>
</tbody>
</table>

Performance evaluation with cache

- Simplified model:
  
  \[
  \text{execution time} = (\text{execution cycles} + \text{stall cycles}) \times \text{cycle time}
  \]

  \[
  \text{stall cycles} = \# \text{of instructions} \times \text{miss ratio} \times \text{miss penalty}
  \]

- Two ways of improving performance:
  - decreasing the miss ratio
  - decreasing the miss penalty

  *What happens if we increase block size?*

Decreasing miss ratio with "fully associative" cache

- We can reduce cache misses by more flexible placement of blocks.
- Instead of direct mapped placement scheme in cache, we can use a method known as "fully associative" cache.
- In fully associated cache, a block can be placed in any location in the cache.

Organization of fully associative cache

- Each address can be associated with ANY entry in cache RAM
- The tag memory is a Content Addressable Memory (CAM). The upper address bits are compared with ALL content in tag RAM. If it is there at all, one entry will flag a hit.
Decreasing miss ratio with "set-associative" cache

- A compromise scheme is somewhere in between direct mapped and fully associated cache, known as "set-associative" cache.
- In set-associative cache, a block can be placed in two or more locations.

Possible eight-block cache configuration

An implementation of two-way set-associative cache

How set-association help to improve miss rate
Decreasing miss penalty with multilevel caches

- Add a second level cache:
  - often primary cache is on the same chip as the processor
  - use SRAMs to add another cache above primary memory (DRAM)
  - miss penalty goes down if data is in 2nd level cache

- Example:
  - CPI of 1.0 on a 500Mhz machine with a 5% miss rate, 200ns DRAM access
  - Adding 2nd level cache with 20ns access time decreases miss rate to 2%

- Using multilevel caches:
  - try and optimize the hit time on the 1st level cache
  - try and optimize the miss rate on the 2nd level cache

Write Strategies in Caches

- Cache write is more complicated than cache read because even if you have a hit, you have to decide if and when you write it back to main memory.

- Three strategies are used:
  - 1. Write-through
    - All write are passed to main memory immediately
    - If there is a hit, the cache is updated to hold new value
    - Processor slow down to main memory speed during write
  - 2. Write-through with buffered write
    - Use a buffer to hold data to write back to main memory
    - Processor only slowed down to write buffer speed (which is fast)
    - Write buffer transfers data to main memory (slowly), processor continues its tasks
  - 3. Copy-back
    - Write operation updates the cache, but not main memory
    - Cache remember that it is different from main memory via a dirty bit
    - It is copied back to main memory only when the cache line is used by new data