#### **Lecture 10 - Cache Memory**



#### SRAM:

- value is stored on a pair of inverting gates
- very fast but takes up more space (4 to 6 transistors per bit) than DRAM

#### DRAM:

pykc - 21-Feb-00

- value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)

#### Memory Vs Logic Performance

- memory speed improves much slower than logic speed
- consequently, very fast memory is expensive
- applications eats up more and more memory (without necessarily provide better functionality)

#### Users want large and fast memories!


- SRAM access times are 2 25ns at cost of \$100 to \$250 per Mbyte
- DRAM access times are 60-120ns at cost of \$2 to \$5 per Mbyte
- ❖ Disk access times are 10 to 20 million ns at cost < \$0.05 to \$.10 per Mbyte

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 1

### **Exploiting Memory Hierarchy**




- Question:
  - how to organise memory to improve performance without the cost?
- Answer:
  - build a memory hierarchy



pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 2

### **Exploiting Memory Hierarchy**






EE2 Computing

# Memory transfer between levels of hierarchy





- Every pair of levels in memory of hierarchy can be thought of as having an upper and lower level
- Within each level, the unit of information that is present or not is called a block.
- Usually an entire block is transferred between levels

Spring Term Lecture 10-3 pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10-4

### **Principle of Locality**

- SCENTIAL STREET OF THE STREET
- The principle of locality makes having a memory hierarchy a good idea
- If an item is referenced.
  - \* temporal locality: it will tend to be referenced again soon
  - \* spatial locality: nearby items will tend to be referenced soon.
- Why does code have locality?
- Memory hierarchy can be multiple levels
- Data is copied between only two adjacent levels at a time
- We focus on two levels:
  - Upper level (closer to the processor, smaller but faster)
  - Lower level (further from the processor, larger but slower)
- Define some terms used in describing memory hierarchy:

block: minimum unit of data to transfer - also called a cache line

hit: data requested is in the upper level

miss: data requested is not in the upper level

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 5

#### The Basics of Caches



 Assuming that we try to reference a data item xn from cache and it is not there. This reference causes a miss that forces the cache to fetch xn from memory lower in the hierarchy and insert into the cache:

| X4     |
|--------|
| X1     |
| Xn - 2 |
|        |
| Xn - 1 |
| X2     |
|        |
| Х3     |

| X4     |
|--------|
| X1     |
| Xn - 2 |
|        |
| Xn - 1 |
| X2     |
| Xn     |
| ХЗ     |

- a. Before the reference to Xn
- b. After the reference to Xn


pykc - 21-Feb-00 EE2 Computing

Spring Term Lecture 10- 6

### Unified instruction and data cache




• Single cache shared between instruction and data:



## Separate data and instruction caches





### The Basics of Caches



- Two issues:
  - ♦ How do we know if a data item is in the cache? (Is it a hit or a miss?)
  - If it is there (a hit), how do we find it?
- Our first example:
  - block size is one word of data
  - ❖ we will consider the "direct mapped" for locating the item

For each item of data at the lower level, there is exactly one location in the cache where it might be.

e.g., lots of items at the lower level share locations in the upper level

pykc - 21-Feb-00


EE2 Computing

Spring Term Lecture 10-9

### **Direct Mapped Cache**



• Mapping: address is modulo the number of blocks in the cache



pykc - 21-Feb-00 EE2 Computing

Spring Term Lecture 10- 10

### Cache Contents - A walk-through



Spring Term Lecture 10- 11

| Index | Valid bit (V) | Tag | Data |
|-------|---------------|-----|------|
| 000   | N             |     |      |
| 001   | N             |     |      |
| 010   | N             |     |      |
| 011   | N             |     |      |
| 100   | N             |     |      |
| 101   | N             |     |      |
| 110   | N             |     |      |
| 111   | N             |     |      |

EE2 Computing


Initial state on power-ON

pykc - 21-Feb-00

- After handling miss at address 10110
- After handling miss at address 11010
- After handling miss at address 10000
- After handling miss at address 00011
- After handling miss at address 10010

# Organization of Direct-mapped cache





### **Direct Mapped Cache**



- A particular memory item is stored in a unique location in the cache.
- To check if a particular memory item is in cache, the relevant address bits are used to access the cache entry.
- The top address bits are then compared with the stored tag. If they are equal, we have got a hit.
- Two items with the same cache address field will contend for use of that location.
- Only those bits of the address which are not used to select within the line or to address the cache RAM need be stored in the tag field.
- When a miss occurs, data cannot be read from the cache. A slower read from the next level of memory must take place, incurring a miss penalty.
- A cache line is typically more than one word. It shows 4 words in the diagram here. A large cache line exploits principle of spatial locality more hit for sequential access. It also incurs higher miss penalty.

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 13

#### Hits vs. Misses



- Read hits
  - this is what we want!
- Read misses
  - stall the CPU, fetch block from memory, deliver to cache, restart
- Write hits:
  - can replace data in cache and memory (write-through)
  - write the data only into the cache (write-back to the cache later)
- Write misses:
  - read the entire block into the cache, then write the word

pykc - 21-Feb-00 EE2 Computing

Spring Term Lecture 10- 14


#### **Hardware Issues**

pykc - 21-Feb-00



Spring Term Lecture 10- 15

Make reading multiple words easier by using banks of memory




EE2 Computing

### Performance with different block sizes



Increasing the block size tends to decrease miss rate:



### Performance - unified cache vs split cache



 Use split caches because there is more spatial locality in program code than in data:

| Program | Block size in words | Instruction miss rate | Data miss rate | Effective combined miss rate |
|---------|---------------------|-----------------------|----------------|------------------------------|
| gcc     | 1                   | 6.1%                  | 2.1%           | 5.4%                         |
|         | 4                   | 2.0%                  | 1.7%           | 1.9%                         |
| spice   | 1                   | 1.2%                  | 1.3%           | 1.2%                         |
|         | 4                   | 0.3%                  | 0.6%           | 0.4%                         |

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 17

#### Performance evaluation with cache



Simplified model:

execution time = (execution cycles + stall cycles)  $\times$  cycle time stall cycles = # of instructions  $\times$  miss ratio  $\times$  miss penalty

- Two ways of improving performance:
  - decreasing the miss ratio
  - decreasing the miss penalty


What happens if we increase block size?

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 18

### Decreasing miss ratio with "fully associative" cache



- We can reduce cache misses by more flexible placement of blocks.
- Instead of direct mapped placement scheme in cache, we can use a method known as "fully associative" cache.
- In fully associated cache, a block can be placed in any location in the cache.




# Organization of fully associative cache



- Each address can be associated with ANY entry in cache RAM
- The tag memory is a Content Addressable Memory (CAM). The upper address bits are compared with ALL content in tag RAM. If it is there at all, one entry will flag a hit.

pykc - 21-Feb-00




pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 19

EE2 Computing Spring Term Lecture 10- 20

## Decreasing miss ratio with "set-associative" cache




- A compromise scheme is somewhere in between direct mapped and fully associated cache, known as "set-associative" cache.
- In set-associative cache, a block can be placed in two or more locations.



## Possible eight-block cache configuration






pykc - 21-Feb-00 EE2 Computing

Spring Term Lecture 10- 22

# An implementation of two-way set-associative cache



Spring Term Lecture 10-23




EE2 Computing

pykc - 21-Feb-00

## How set-association help to improve miss rate





#### Decreasing miss penalty with multilevel caches



- Add a second level cache:
  - often primary cache is on the same chip as the processor
  - use SRAMs to add another cache above primary memory (DRAM)
  - miss penalty goes down if data is in 2nd level cache
- Example:
  - CPI of 1.0 on a 500Mhz machine with a 5% miss rate, 200ns DRAM access
  - ❖ Adding 2nd level cache with 20ns access time decreases miss rate to 2%
- Using multilevel caches:
  - try and optimize the hit time on the 1st level cache
  - try and optimize the miss rate on the 2nd level cache

pykc - 21-Feb-00 EE2 Computing Spring Term Lecture 10- 25

### **Write Strategies in Caches**



- Cache write is more complicated than cache read because even if you have a hit, you have to decide if and when you write it back to main memory.
- Three strategies are used:
  - 1. Write-through
    - ➤ All write are passed to main memory immediately
    - ➤ If there is a hit, the cache is updated to hold new value
    - > Processor slow down to main memory speed during write
  - 2. Write-through with buffered write
    - > Use a buffer to hold data to write back to main memory
    - > Processor only slowed down to write buffer speed (which is fast)
    - > Write buffer transfers data to main memory (slowly), processor continues its tasks
  - 3. Copy-back
    - > Write operation updates the cache, but not main memory
    - > Cache remember that it is different from main memory via a dirty bit
    - > It is **copied back** to main memory only when the cache line is used by new data