2016 Paper E2.1: Digital Electronics II

Answer ALL questions. There are THREE questions on the paper. Question ONE counts for 40% of the marks, other questions 30%

Time allowed: 2 hours

(Not to be removed from the Examination Room)

Information for Candidates:

The following notation is used in this paper:

- 1. Unless explicitly indicated otherwise, digital circuits are drawn with their inputs on the left and their outputs on the right.
- 2. Within a circuit, signals with the same name are connected together even if no connection is shown explicitly.
- 3. The notation X2:0 denotes the three-bit number X2, X1 and X0. The least significant bit of a binary number is always designated bit 0.
- 4. Signed binary numbers use 2's complement notation.

1. (a) Figure 1.1 shows a decoder circuit hex_to_BCD that decodes a 4-bit binary number d[3:0] into two binary coded decimal (BCD) digits: disp_1[6:0] and disp_0[6:0], which drive two 7-segment displays. The leftmost display (disp_1) should either be blank or shows the digit 1. For example, if d[3:0] = 4'b0101, the value 5 is displayed; if d[3:0] = 4'b1100, the value 12 is displayed.

The mapping of the 7-segment display inputs seg[6:0] to the segments is also shown in *Figure 1.1*.

(i) Design the decoder circuit in the form of a Verilog module with the following interface declarations:

(ii) The decoder circuit is to be implemented on an Altera Cyclone III FPGA that consists of Logic Elements (LEs), each having a 4-input lookup table (LUT) and a D flip-flop.

Estimate and justify the number of LEs required to implement your decoder design.

[2]

Marks may be deducted for an unnecessarily complicated design.



Figure 1.1

- (b) Consider the circuit shown in *Figure 1.2*. The propagation delay t_d of the inverters G1 to G3, and the clock-to-Q delay t_{cq} of the flip-flops FF1 and FF2, are in the range of 0.5ns to 1.0ns. The setup and hold times of the flip-flops FF1 and FF2 are 1.3ns and 1.1ns respectively. The clock to FF2 is driven through a delay element DLY with a delay of t_{dly} .
 - (i) Assuming that $t_{dly} = 0$ ns and using only the setup time constraint, calculate the maximum operating frequency of the clock signal CLK.

[3]

(ii) Assuming that $t_{dly} = 0$ ns, show that there is a hold time violation for FF1.

[3]

(iii) Delaying the clock to FF2 can eliminate the hold time violation. Show that the hold time violation is eliminated if the delay $t_{dly} > 0.1$ ns.



Figure 1.2

- (c) *Figure 1.3* shows a 4k x 4 RAM chip with address bus ADR, data bus DATA, a write enable signal WR, a chip select signal CS and a synchronising clock CLK.
 - (i) Specify the size of the address and data buses for the RAM chip.

[2]

- (ii) An 8k x 8 bit RAM module is required in a microprocessor system with a 16bit address bus and an 8-bit data bus. The starting address of the RAM module is 16'h8000.
 - a) Design, in the form of a schematic diagram, a circuit using four 4k x 4 RAM chips shown in Figure 1.3 to implement the 8k x 8 RAM module.
 [4]
 - b) Derive the Boolean expression for the chip select signals required for each of the 4k x 4 RAM chip.

[2]



Figure 1.3

- (d) *Figure 1.4* shows the state diagram of a finite state machine (FSM) with two input signals X and Y, and one output signal Z, driven with a clock signal CLK. Changes in X and Y are synchronised on the falling edges of CLK; changes in state and Z are synchronised on the rising edges of CLK.
 - (i) Complete the timing diagram shown in *Figure 1.5* given that the FSM is initially in state A.

[4]

(ii) Specify in Verilog HDL a design of this FSM using one-hot state encoding. In order to reduce the time you need to answer this question, you are only required to show the Verilog code for the module interface, declarations, state definitions, and for the part of the state machine specification relevant to transitions from state A to other states.





Figure 1.4



Figure 1.5

- (e) Figure 1.6 shows the schematic diagram of a resistor network DAC consisting of 1025 identical resistors R_0 to R_{1024} , 1024 analogue switches SW_0 to SW_{1023} , an operational amplifier and a digital decoder circuit. The input to the DAC is IN[9:0] and the output is V_{out} .
 - (i) Describe the principle of operation of this DAC and explain the function of the decoder circuit. (You are not required to provide a design for the decoder circuit.)

[2]

(ii) Derive a mathematical relationship between Vout and IN[9:0].

[2]

[2]

(iii) What is the range and resolution of the DAC?

- [2]
- (iv) Assuming that IN[9:0] = 10'b0100011010, which switch will be closed? What is expected voltage at Vout?



Figure 1.6

- 2. *Figure 2.1* shows a clock divider circuit consisting of a 3-bit adder M1, a 4-bit register M2 and a 4-bit counter M3. The counter M3 increments on the rising edge of the clock CLK if Q3 is high. The clock frequency is 50MHz.
 - (a) Assuming that the binary number N[2:0] has the value 3'b011 and that the register M2 initially has the value of 4'b0100, complete the timing diagram shown in *Figure 2.2*, demonstrating the operation of the circuit spanning 10 clock cycles.

(b) Explain what happens if the initial value of the register is not 4'b0100?

[5]

(c) What is the average frequency of Q3 and X3 given that N[2:0] = 3'b011?

[5]

(d) This circuit is implemented on an Altera Cyclone III FPGA, which consists of Logic Elements (LEs), each with a 4-input lookup table (LUT) and a D-type flip-flop. Estimate with justifications the number of LEs required to implement this circuit.

[5]

[5]

(e) Assume that the LUT has a worst-case delay of 250ps and the D flip-flop has a clock-to-output delay of 100ps, and a setup and hold time of 80ps and 45ps respectively. Estimate the maximum frequency of CLK for which the circuit will operate correctly.



Figure 2.1

Cycle of CLK		1		2		3		4		5		6		7		8		9		10	1
Q3:0		4																			
Q2:0		4																			
Q3	L		_																ł		ł
	1		1		1		1		1		1		1		1		1		1		1



3. *Figure 3.1* shows an interface circuit to control the transfer data from System A to System B. The circuit consists of a register R1 and a finite state machine M1 whose state diagram is as shown.

The transfer protocol from A to R1 is as follows: (i) when Data_A is valid and A asserts REQ_A (i.e. sets to 1); (ii) M1 asserts GNT_A when R1 is able to accept new data; (iii) A de-asserts REQ_A; (iv) M1 de-asserts GNT_A to indicate that data is successfully stored in R1. M1 will not assert GNT_A until B has read previous data in R1.

The transfer of data from R1 to B happens in a similar manner: (i) when Data_B is valid M1 asserts REQ_B; (ii) B asserts GNT_B when it is ready to read new data; (iii) M1 deasserts REQ_B; (iv) B de-asserts GNT_B to indicate that the new data is read.

The signal LD goes high to enable loading of the register R1 on the following rising edge of the clock signal CLK. Systems A and B are synchronised to the falling edge of the clock CLK, while the interface circuit is synchronised to the rising edge of CLK.

(a) Complete the timing diagram of *Figure 3.2* by showing the sequence of states that the state machine follows and the waveform of the signals LD, GNT_A, REQ_B and Data_B. The vertical lines in the figure denote the rising edges of CLK and the state machine is initially at state 0.

[15]

(b) Draw the timing diagram for the case where the transfer of data from A to B is at the maximum rate. State any assumption used.

[15]



2016 Paper E2.1: Digital Electronics II- Solutions

- Q1 (a) This question tests students' understand the basic of FPGA and Verilog. They have already encountered the simple hex-to-7segment decoder in the lecture and the lab. This is an extension to that.
 - (i) This solution assumes that the tenth display is blank instead of showing a 0 when in ≤ 9:

```
module hex to BCD (dgt 1, dgt 0, in);
// this solution assumes tenth digits are blank or shows 1 if in>9
   output [6:0] dgt_1, dgt_0; // two display digits
input [3:0] in; // binary inputs
   reg [6:0]
                 dgt 1, dgt 0;
   assign {dgt_1[6:3],dgt_1[0]} = 5'b11111; // all these segments are off
   always @(in)
      case (in)
      4'h0: {dgt_1[2:1], dgt_0}= 9'b111000000;
      4'h1: {dgt_1[2:1], dgt_0}= 9'b111111001;
      4'h2: {dgt_1[2:1], dgt_0}= 9'b110100100;
      4'h3: {dgt_1[2:1], dgt_0}= 9'b110110000;
4'h4: {dgt_1[2:1], dgt_0}= 9'b110011001;
      4'h5: {dgt_1[2:1], dgt_0}= 9'b110010010;
      4'h6: {dgt_1[2:1], dgt_0}= 9'b110000010;
      4'h7: {dgt_1[2:1], dgt_0}= 9'b111111000;
      4'h8: {dgt_1[2:1], dgt_0}= 9'b110000000;
      4'h9: {dgt_1[2:1], dgt_0}= 9'b110010000;
      4'ha: {dgt_1[2:1], dgt_0}= 9'b001000000;
      4'hb: {dgt_1[2:1], dgt_0}= 9'b001111001;
      4'hc: {dgt_1[2:1], dgt_0}= 9'b000100100;
      4'hd: {dgt_1[2:1], dgt_0}= 9'b000110000;
      4'he: {dgt_1[2:1], dgt_0}= 9'b000011001;
      4'hf: {dgt_1[2:1], dgt_0}= 9'b000010010;
      endcase
endmodule
```

[6]

(ii) If one consider those outputs that are permanently '1' do not need logic, then there are only 9 outputs that are dependent on 4 inputs, we only need 9 LEs. However, I will accept answers between 9 and 14 with justifications.

[2]

(Although this question is an extension to what was in the laboratory session, some students found it difficult to handle the decoding for Digit_1. For those who could do it, they did very well.)

Q1 (b) This question tests students' understanding of the timing constraints in digital circuits.

(i)

Ignoring any hold time violation, the path from Q1 (FF1 Q output) to D2 governs the worst-case timing. This gives:

	$t_{clk} \geq 2 * t_{d(max)} + t_{cq(max)} + t_{su}$
Therefore	$t_{clk} \ge 2 * 1ns + 1ns + 1.3ns = 4.3ns$
Hence	$f_{clk}(max) = 232.6 \text{MHz}.$

(ii)

The shortest delay from Q2 (FF2 Q output) to D1 (FF1 D input) is:

 $t_{cq(min)} + t_{d(min)} = 1.0 \text{ ns}$

which is shorter than the hold time requirement of FF1, i.e. 1.1ns. Therefore there is hold time violation at FF1 D input.

[3]

(iii)

To eliminate the hold time violation, we want to delay the arrival time at D1 by at least 0.1ns. This can be achieved by delaying to clock to FF2 by the same amount of 0.1ns. Therefore the minimum value required for t_{dly} is 0.1ns.

[2]

(I was glad to see that many students could answer this question. The feedback signal around the circuit made this question a bit hard as a Q1 problem, which is intended to be the "mastery" question, easier than Q2 and Q3. However, the question really tells me who understood timing constraints in digital circuits, and who did not.)





b) CS1 address range: 16'h8000 to 16'h8fff.
 CS2 address range: 16'h9000 to 16'h9fff.
 Therefore:

CS1 = A15 & !A14 & !A13 & !A12 CS2 = A15 & !A14 & !A13 & A12

[2]

(Many students found this question difficult – which is a surprise to me. I think I need to provide more tutorial problems on how memory could be organised in a digital system. This question is unlike previous questions in the past paper. The "twist" in the question resulted in some students not able to answer the question.)

Q1 (d) This tests students' ability to work with FSM and to specify a simple FSM in Verilog.

(i)



(ii) Note that only the code for S_A in the case statement is required.

[4]

[4]

```
module fsm1 (Z, X, Y, CLK);
                                                // specify state machine
                                                always @ (posedge CLK) begin
output
        Ζ;
input
        X, Y, CLK;
                                                   Z <= 1'b0;
                                                                 // default Z value
                                                   case (state)
// define the states - one-hot encoding
                                                      S A: if ((X==1'b1) && (Y==1'b0))
parameter S A = 4'b0001;
                                                               state <= S_B // XY = 10 -> goto B
parameter S B = 4'b0010;
                                                             else if ((X==1'b0) && (Y==1'b1))
parameter SC = 4'b0100;
                                                               state <= S_D // XY = 01 -> goto D
parameter S_D = 4'b1000;
                                                             else if ((X==1'b1) && (Y==1'b1)) begin
                                                               state <= S_C; // XY = 11 -> goto C
reg [3:0] state;
                                                                Z <= 1'b1;
           Ζ;
reg
                                                                end
                                                             else state <= S_A; // stay in A</pre>
           CLK, X, Y;
wire
                                                      S B: if ((X==1'b0) && (Y==1'b0))
initial
           state = 0;
                                                               state <= S A; // XY = 00 -> goto A
                                                             else if ((X==1'b1) && (Y==1'b1)) begin
                                                               state <= S C; // XY = 11 \rightarrow goto C
                                                                Z <= 1'b1;
                                                                end;
                                                             else state <= S_B; // stay in B
                                                      S_C: state <= S_A; // always goto A</pre>
                                                      S D: if ((X==1'b0) && (Y==1'b0))
                                                                state <= S_A; // XY = 00 -> goto A
                                                             else if ((X==1'b1) && (Y==1'b1)) begin
                                                               state <= S C; // XY = 11 -> goto C
                                                                Z <= 1'b1;
                                                               end
                                                             else state <= S_D; // stay in D</pre>
                                                      default: state <= S A;</pre>
                                                   endcase
                                                endmodule
```

(Students did well on this question. Some students did not read the question carefully and waste time in provide the full Verilog code, when only the segment for state A is required. Nevertheless, most could answer this part very well.)

- Q1 (e) This tests students' understanding of DAC principles, terms and function.
 - (i) Basic bookwork. The resistor network divides 5V into 1024 voltage values. IN[9:0] is decoder into a one-hot code, which turns ON one of the 1024 switches to route the appropriate voltage from the resistor-divider to the input of the unity gain amplifier. The decoder circuit takes the digital input and set the corresponding output BIT to 1 and the rest to 0 (one-hot code).

(ii) Vout =
$$5 \times (IN[9:0]+1) / 1025$$
 (volts)

(iii) Range = 4.89mV to 4.995V, resolution = 4.89mV

[2]

[2]

[2]

(iv) IN = 10'b0100011010 = 10'h11a. Therefore in decimal IN = 1*256 + 1*16 + 10 = 282. Therefore SW_{282} is turned ON, and Vout = 5*(282+1)/1025 = 1.38V.

[2]

(Those who can answer this question got perfect marks. It is perhaps the easiest question in the whole paper.)

Q2 This question tests students' ability to walk through the working of a reasonably complex digital circuit, then derive its function. It also tests students' understanding of how circuits could be implemented on FPGAs, and the resources that would be used. Finally it tests students' ability to estimate how fast the circuit might work.

Cycle of CLK	1		2		3		4		5	I I I	6		7		8		9		10	
Q3:0	4		7		10		5		8	ł	3	ł	6		9	ł	4		7	
Q2:0	4		7		2		5		0	ł	3		6		1		4		7	
Q3				1		į		Ĺ		Ĺ				ſ		į				_
	I	1		1		1				1		1				ľ		1	[1	0]

(a) At the end of each clock cycle, $Q3:0 = (Q3:0 \mod 8) + 3$. Hence we get:

- (b) Q3:0 (initial) = 0, sequence of Q3:0 is 0, 3, 6, 9, 4, ...
 - Q3:0 (initial) = 1, sequence of Q3:0 is $1, 4, \ldots$
 - Q3:0 (initial) = 2, sequence of Q3:0 is 2, 5, 8, 3, 3, 6, 9, 4, ...
 - Q3:0 (initial) = 3 and 6 are both a subset of Q3:0 = 0
 - Q3:0 (initial) = 5 is a subset of Q3:0 = 2

Therefore all cases ended up with the same repetitive cycle as Q3:0 = 4.

- [5]
- (c) Looking at (i), it is clear that Q3:0 repeats itself after 8 cycles and produces 3 pulses on Q3. Therefore average frequency of Q3 is (3/8) x 50MHz = 18.75MHz.

X3 has a frequency one sixteenth of Q3, therefore its average frequency is 18.75/16 = 1.172MHz.

[5]

[5]

(d)

M1: 3 LEs (each LE can do one bit adder)

- M2: Since each LE also has a D-FF, M2 is part of M1 LEs
- M3: Each counter bit requires one LE, therefore 4 LEs
- Total LE usage is 7.

(e)

Assumption is that CTR4 is not he critical component to determine operating frequency. Not knowing exactly what's inside CTR4, that's the only assumption one can make.

The adder has 3 bits to propagate. Therefore the worst-case delay is: $t_{cq} + 3*t_{lut} + t_{su} = 0.1 + 3*0.25 + 0.08 = 0.93$. Therefore this circuit can work up to 1075MHz. Hold time does not matter.

Further, we also use CO from the adder to drive M2, therefore students may assume 4 * t_{lut} delay, which is also acceptable. In which case the total worst-case delay is 1.18ns and max freq = 847.5Hz. Both answers are acceptable.

[5]

(Most student could do part a) well. Some students managed a perfect score on the other parts of the question. Therefore this question is definitely "do-able". The other parts of the questions achieved the goal of separate those with depth of understanding from those who did not. Overall, students did well on this question.)

- Q3 This question tests students' understanding of interfacing between two systems and how to analyse and design a more complex FSM.
 - (a)



(b) Assumption is that REQ_A remains high and GNT_B is asserted as soon as REQ_B goes high. Under this circumstance, new data is transferred every two clock cycles.



[15]

[15]

(Many students found this question difficult. In spite of that, many did part a) perfectly. A small number of students answered this question perfectly. This is definitely the hardest question in the whole paper.)

OVERALL COMMENT FOR THE PAPER

The result for this paper is near perfect. Question 1 has an average of 29.9/40, which is effective the same as the goal of 30/40. Q2 is easier and Q3 is harder. However, the overall average of the paper is 62%, which is within the intended bound of 55% to 65%. Finally, only 6 students failed this paper. They clearly have not met the minimum threshold expected in this subject. All those failed students who were offered SQT in the Summer passed.