## **About this Topic**

**Topic 4 Arithmetic Circuits** Peter Cheung Department of Electrical & Electronic Engineering Imperial College London

URL: www.ee.imperial.ac.uk/pcheung/ E-mail: p.cheung@imperial.ac.uk

#### Comparison of adder architectures on FPGAs

- Multiple operands addition
- Basic multipliers
- Booth recoding multipliers
- Fixed point vs Floating Point
- Floating point Unit architectures
- Example: FIR and IIR filter implementations
- References
  - "Computer Arithmetic", B. Parhami, OUP
  - "Computer Arithmetic Algorithms", I. Koren, AK Peters

PYKC 21-Jan-08	E3.05 Digital System Design	Topic 4 Slide 1	PYKC 21-Jan-08	E3.05 Digital System Design	Topic 4 Slide 2

# Different adder architectures

- Revision on last year's digital electronics II course (http://www.ee.ic.ac.uk/hp/staff/dmb/courses/dig2/5\_Adder.pdf)
- Common adder architectures are:
  - Ripple carry adder
  - Carry lookahead adder
  - Carry skip (or carry select) adder
  - Carry save adder
  - Parallel prefix adder (Brent & Kung's)

# **Basic Ripple Carry Adder**



# Critical Path Through a Ripple-Carry Adder

## $T_{\text{ripple-add}} = T_{\text{FA}}(x, y \rightarrow c_{\text{out}}) + (k-2) \times T_{\text{FA}}(c_{\text{in}} \rightarrow c_{\text{out}}) + T_{\text{FA}}(c_{\text{in}} \rightarrow s)$



		Source: Parhami
PYKC 21-Jan-08	E3.05 Digital System Design	Topic 4 Slide 5

# **Saturating Adders**

#### Saturating (saturation) arithmetic:

When a result's magnitude is too large, do not wrap around; rather, provide the most positive or the most negative value that is representable in the number format

**Example** – In 8-bit 2's-complement format, we have:  $120 + 26 \rightarrow 18$  (wraparound);  $120 +_{sat} 26 \rightarrow 127$  (saturating)

#### Saturating arithmetic in desirable in many DSP applications

#### **Designing saturating adders**

Unsigned (quite easy)

Signed (only slightly harder)



#### **Adder Conditions and Exceptions**



#### **Full Carry Lookahead**



Theoretically, it is possible to derive each sum digit directly from the inputs that affect it

Carry-lookahead adder design is simply a way of reducing the complexity of this ideal, but impractical, arrangement by hardware sharing among the various lookahead circuits Source: Parhami

Topic 4 Slide 7

PYKC 21-Jan-08

#### **Unrolling the Carry Recurrence**

Recall the *generate g*, *propagate p* signals:

Signal	<u>Radix r</u>	<b>Binary</b>
$\boldsymbol{g}_i$	is 1 iff $x_i + y_i \ge r$	$\mathbf{x}_i \mathbf{y}_i$
$p_i$	is 1 iff $x_i + y_i = r - 1$	$x_i \oplus y_i$
$\boldsymbol{S}_i$	$(x_i + y_i + c_i) \mod r$	$x_i \oplus y_i \oplus c$

The carry recurrence can be unrolled to obtain each carry signal directly from inputs, rather than through propagation

 $C_{i} = g_{i-1} + C_{i-1}p_{i-1}$ =  $g_{i-1} + (g_{i-2} + C_{i-2}p_{i-2})p_{i-1}$ =  $g_{i-1} + g_{i-2}p_{i-1} + C_{i-2}p_{i-2}p_{i-1}$ =  $g_{i-1} + g_{i-2}p_{i-1} + g_{i-3}p_{i-2}p_{i-1} + C_{i-3}p_{i-3}p_{i-2}p_{i-1}$ =  $g_{i-1} + g_{i-2}p_{i-1} + g_{i-3}p_{i-2}p_{i-1} + g_{i-4}p_{i-3}p_{i-2}p_{i-1} + C_{i-4}p_{i-4}p_{i-3}p_{i-2}p_{i-1}$ = . . .



#### **Carry-Lookahead Adder Design**

Block generate and propagate signals

 $g_{[i,i+3]} = g_{i+3} + g_{i+2}p_{i+3} + g_{i+1}p_{i+2}p_{i+3} + g_i p_{i+1}p_{i+2}p_{i+3}$  $p_{[i,i+3]} = p_i p_{i+1}p_{i+2}p_{i+3}$ 



Source: Parhami

Topic 4 Slide 10

PYKC 21-Jan-08

E3.05 Digital System Design



#### Combining Block g and p Signals

# **Carry-Select Adders**



#### **Multilevel Carry-Select Adders**



#### Comparison between adders on modern FPGAs

- Sacristan, Rodella & Diaz, "Comparison of addition structures synthesis over commercial FPGAs", International Conf. on Design & Test, 2006 Page(s):413 - 417
- Compare ripple carry adder (RCA), carry lookahead adder (CLA), carry select adder (CSLA), Brent&Kung parallel prefix adder (PA-BK) and finally not specifying any structure and let the synthesis tool decide!
- Use Altera Stratix II and Xilinx Virtex-4 (not latest, but pretty recent).
- Result summary:
  - Mostly as expected, faster means larger
  - Surprising, synthesis tools does the best: both fast and small!!
  - Morale at low level, difficult to beat modern synthesis tools
- Results shown in the next four slides.

#### **Results for Stratix II – Area**



PYKC 21-Jan-08

Topic 4 Slide 15

PYKC 21-Jan-08

E3.05 Digital System Design

#### **Results for Stratix II – Delay**



# **Results for Virtex-4 – Delay**



# **Results for Virtex 4 – Area**



#### **Multipliers and DSP Blocks**

- Remember that both Altera and Xilinx FPGAs have embedded multipliers with accumulators etc.
- This part of the lecture will look at some of the common multiplier hardware (i.e. what such embedded multiplier circuits might look like).
- We will also consider application of FPGA embedded multiplier for FIR Filter implementations.

E3.05 Digital System Design

- Topics to cover are:
  - Basic multipliers
  - Booth recoded multipliers
  - Array multipliers

PYKC 21-Jan-08

• FIR Filter Compiler



# An example



# **Basic Sequential Multipliers**



# Performing Add and Shift in One Clock Cycle





#### Example of a detail 4x4 unsigned sequential multiplier

#### 4x4 sequential signed multiplier circuit



## 2's complement signed multiplication



#### **Recoded Multiplier – Booth Algorithm (1)**

Instead of treating the MSB differently from all other bits, it is possible to rearrange the binary bits and code them differently. **Booth Algorithm** is one of many algorithms that group together a number of bits in the multiplier and perform a *recoding* of the binary bits before the actual addition/subtraction. The table above shows how the Booth algorithm work:

- At each stage, we add  $Y_s * 2^{i} * (-x_i + x_{i-1})$
- We assume that  $x_{-1} = 0$

#### **Recoded Multiplier – Booth Algorithm (1)**





# **Sequential Booth Multiplier**



#### Multi-bit sequential multiplier

All the circuits considered so far handle only one bit multiplication at each clock cycle. There are no reasons why we could not deal with two (or more) bits at a time.



Topic 4 Slide 31

PYKC 21-Jan-08



#### **Modified Booth Multiplier Circuit**



#### **Modified Booth Multiplier Circuit**



• X3:0 is sign-extended to make it 5 bits, the same as kY.

E3.05 Digital System Design



#### Array Multiplier – obvious, but slow version



#### Array Multiplier – using carry-save adders



# **Embedded Multipliers in Altera Cyclone II (1)**



# **Embedded Multipliers in Altera Cyclone II (2)**

Multiplier Mode	Description	
18-bit Multiplier	An embedded multiplier can be configured to support a single $18 \times 18$ multiplier for operand widths up to 18 bits. All 18-bit multiplier inputs and results can be registered independently. The multiplier operands can accept signed integers, unsigned integers, or a combination of both.	
9-bit Multiplier	An embedded multiplier can be configured to support two 9 × 9 independent multipliers for operand widths up to 9-bits. Both 9-bit multiplier inputs and results can be registered independently. The multiplier operands can accept signed integers, unsigned integers or a combination of both. There is only one signa signal to control the sign representation of both data A inputs and one signb signal to control the sign representation of both data B inputs of the 9-bit multipliers within the same dedicated multiplier.	
1-Jan-08	E3.05 Digital System Design	Topic 4

# **Embedded Multipliers in Altera Cyclone II (3)**



# **Application of Multipliers: Typical DSP System**



- Altera and Xilinx provide FIR filter compiler support.
- These examples are taken from Altera's "FIR Compiler User's Guide".
- MegaCore functions pre-designed core (large modules).
- LPM Functions are parameterised building blocks (e.g. adder, multiplier)

Source:

Topic 4 Slide 43

#### **Basic FIR Filter**



- Altera and Xilinx provide FIR filter compiler support.
- These examples are taken from Altera's "FIR Compiler User's Guide" Automatication of the second secon



#### **Parallel Implementation of FIR Filter**



#### Serial Implementation of FIR Filter



# Multibit Serial Implementation of FIR Filter



#### FIR Filter Compiler Design Space



#### **Floating-Point Numbers**

No finite number system can represent all real numbers Various systems can be used for a subset of real numbers				
Fixed-point Rational Floating-point Logarithmic	$\pm w.f$ $\pm p/q$ $\pm s \times b^{e}$ $\pm \log_{b} x$	Low precision and/or range Difficult arithmetic Most common scheme Limiting case of floating-point		
Fixed-point numbers	Fixed-point numbers			
$x = (0000\ 0000)$ . $y = (1001\ 0000)$ .	0000 1001) <sub>tv</sub> 0000 0000) <sub>tv</sub>	wo Small number Ko Large number		
Floating-point numbers				
$x = \pm s \times b^e$	or $\pm$ significand $\times$ base <sup>exponent</sup>			
Note that a floating-point number comes with two signs:				
Number sign, usually represented by a separate bit Exponent sign, usually embedded in the biased exponent				
		Source:	Parhami	
PYKC 21-Jan-08	E3.05 D	Digital System Design Top	oic 4 Slide 50	

#### **Floating-Point Number Format and Distribution**



# The ANSI/IEEE Floating-Point Representation



#### **Overview of IEEE 754 Standard Formats**

#### **Exponent Encoding**

Some features of the ANSI/IEEE standard floating-point number representation formats.			
Feature	Single/Short	Double/Long	
Word width (bits) Significand bits Significand range Exponent bits	32 23 + 1 hidden [1, 2 – 2 <sup>-23</sup> ] 8	64 52 + 1 hidden [1, 2 – 2 <sup>–52</sup> ] 11	
Exponent bias Zero (±0) Denormal	127 e + bias = 0, f = 0 $e + bias = 0, f \neq 0$ represents $\pm 0, f \neq 2^{-126}$	1023 e + bias = 0, f = 0 $e + bias = 0, f \neq 0$ represents $\pm 0, f \neq 2^{-1022}$	
Infinity (±∞) Not-a-number (NaN) Ordinary number	e + bias = 255, f = 0 $e + bias = 255, f \neq 0$ $e + bias \in [1, 254]$ $a \in [1, 126, 127]$	e + bias = 2047, f = 0 $e + bias = 2047, f \neq 0$ $e + bias \in [1, 2046]$ $a \in [1, 2026]$	
min max	$e \in [-126, 127]$ represents $1.f \times 2^{e}$ $2^{-126} \cong 1.2 \times 10^{-38}$ $\cong 2^{128} \cong 3.4 \times 10^{38}$	$e \in [-1022, 1023]$ represents $1.f \times 2^{e}$ $2^{-1022} \cong 2.2 \times 10^{-308}$ $\cong 2^{1024} \cong 1.8 \times 10^{308}$	
PYKC 21-Jan-08	E3.05 Digital System Design	Source: Parham Topic 4 Slide 53	



#### **Floating-Point Adders/Subtractors**

Assume  $e1 \ge e2$ : alignment shift (preshift) is needed if e1 > e2

 $(\pm s1 \times b^{e_1}) + (\pm s2 \times b^{e_2}) = (\pm s1 \times b^{e_1}) + (\pm s2/b^{e_1-e_2}) \times b^{e_1}$  $= (\pm s1 \pm s2/b^{e_1-e_2}) \times b^{e_1} = \pm s \times b^e$ 

#### Example:



# **FP Adder/Sub**

Isolate the sign, exponent, significand Reinstate the hidden 1 Convert operands to internal format Identify special operands, exceptions

Other key parts of the adder: Significand aligner (preshifter) Result normalizer (postshifter), including leading 0s detector/predictor Rounding unit •Sign logic

> Converting internal to external representation, if required, must be done at the rounding stage

Combine sign, exponent, significand Hide (remove) the leading 1 Identify special outcomes, exceptions



E3.05 Digital System Design

Topic 4 Slide 55

PYKC 21-Jan-08

#### re- and Postshifting

#### Leading Zeros/Ones Detection or Prediction



#### **Floating-Point Multipliers**



 $s1 \times s2 \in [1, 4)$ : may need postshifting

Overflow or underflow can occur during multiplication or normalization

#### **Speed considerations**

Many multipliers produce the lower half of the product (rounding info) early

Need for normalizing right-shift is known at or near the end

Hence, rounding can be integrated in the generation of the upper half, by producing two versions of these bits





PYKC 21-Jan-08

E3.05 Digital System Design

Topic 4 Slide 58

#### **Further references for Floating Point on FPGAs**

- An analysis of the double-precision floating-point FFT on FPGAs Hemmert, K.S.; Underwood, K.D.; 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 18-20 April 2005 Page(s):171 - 180
- Architectural Modifications to Improve Floating-Point Unit Efficiency in FPGAs Beauchamp, M.J.; Hauck, S.; Underwood, K.D.; Hemmert, K.S.; International Conference on Field Programmable Logic and Applications, 28-30 Aug. 2006 Page(s):1 - 6
- Double precision floating-point arithmetic on FPGAs Paschalakis, S.; Lee, P.; IEEE International Conference on Field-Programmable Technology (FPT), 15-17 Dec. 2003 Page(s):352 - 358