Department of Electrical & Electronic Eng. (EEE) BEng & MEng 2nd Year |
Aims & Objectives
This module builds on the first-year modules relating to analogue and digital circuits, computer architecture, and programming, to teach students how to analyse and design electronic circuits with a system level perspective. The aim of this module is to provide students with the theoretical foundations, the design techniques and hands-on experiences of acquiring physical analogue signals, pre-processing them, converting into digital form, then process these in a digital programmable hardware on a Field Programmable Gate Array (FPGA). Unlike last year's module on circuits, year students will learn to process signals that have noise and electronic hardware that are non-ideal.
By the end of the course, you should be able to:This course is supported by 6 Laboratory Experiments based a Lab-in-a-Box to enable students to conduct all the experiments remotely or in-person.
RECOMMENDED TEXTBOOKS
COURSE SCHEDULE AND CONTENTS
Date |
Topics |
Resources |
10 Oct |
|
Course Planning Document |
17 Oct |
||
24 Oct |
||
31 Oct |
||
7 Nov |
||
14 Nov |
Lab 3 Task 1 solution (zipped) Pin Assignment File USB Blaster Driver Lab4 Task1 solution (zipped) |
|
21 Nov |
||
28 Nov |
|
Lab 6 code to download (zipped) |
5 Dec |
|
spi2dac Explained |
13-14 Dec |
LECTURE NOTES
Lecture 1 - Introduction to circuits & systems (notes) Lecture 2 - Amplification and Single-Rail Op-amp (notes) Lecture 3 - Anatomy of an op-amp (notes) Lecture 4 - Op-amp Applications (notes) Lecture 5 - Digital Design with FPGAs (notes) Lecture 6 - SystemVerilog HDL (notes) Lecture 7 - Counters & Shift Register (notes) Lecture 8 - DAC Conversion (notes) Lecture 9 - Finite State Machines (notes) Lecture 10 - A-to-D Conversion (notes) Lecture 11 - Echo Synthesizer - Lab 6 Explained (notes) Lecture 12 - Timing Constraints (notes) Lecture 13 - Memories (notes)
LAB INSTRUCTIONS (Group Pairing)
Lab 1- Amplification & Single-rail Op-Amp Lab 2 - Op-amp Applications Lab 3 - Introduction to Quartus & DE10-Lite Lab 4 - Sequential Circuits Lab 5 - DAC and Function Generator Lab 6 - ADC & Echo Synthesizer Challenges
PROBLEM SHEETS
Problem Sheet 1 (solutions) Problem Sheet 2 (solutions) Problem Sheet 3 (solutions) Problem Sheet 4 (solutions) Problem Sheet 5 (solutions) Problem Sheet 6 (solutions)
Past & Sample Examination Papers
Exam Paper 2021 (solutions) Exam Paper 2022 (solutions) Exam Paper 2023 (solutions)
Module Evaluation 2022-23 (PDF)